Nothing Special   »   [go: up one dir, main page]

Kothawade et al., 2012 - Google Patents

Mitigating NBTI in the physical register file through stress prediction

Kothawade et al., 2012

View PDF
Document ID
16895579819981819844
Author
Kothawade S
Ancajas D
Chakraborty K
Roy S
Publication year
Publication venue
2012 IEEE 30th International Conference on Computer Design (ICCD)

External Links

Snippet

Degradation of transistor parameter values due to Negative Bias Temperature Instability (NBTI) has emerged as a major reliability problem in current and future transistor generations. NBTI Aging of SRAM cell leads to a lower noise margin, thereby increasing the …
Continue reading at dbancajas.github.io (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic prediction, e.g. branch history table
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring

Similar Documents

Publication Publication Date Title
Xin et al. Identifying and predicting timing-critical instructions to boost timing speculation
Marculescu et al. Variability and energy awareness: A microarchitecture-level perspective
Li et al. SoftArch: an architecture-level tool for modeling and analyzing soft errors
Austin et al. Making typical silicon matter with razor
Flynn et al. Deep submicron microprocessor design issues
Roy et al. Predicting timing violations through instruction-level path sensitization analysis
Naithani et al. Optimizing soft error reliability through scheduling on heterogeneous multicore processors
Hardy et al. The performance vulnerability of architectural and non-architectural arrays to permanent faults
Reddi et al. Resilient architecture design for voltage variation
Kothawade et al. Mitigating NBTI in the physical register file through stress prediction
Mesa-Martinez et al. Effective optimistic-checker tandem core design through architectural pruning
Shabanian et al. ACE-GPU: Tackling choke point induced performance bottlenecks in a near-threshold computing GPU
Safi et al. Two-stage, pipelined register renaming
Hong et al. A low-cost mechanism exploiting narrow-width values for tolerating hard faults in ALU
Bal et al. Revamping timing error resilience to tackle choke points at NTC systems
Chen et al. DARP: Dynamically adaptable resilient pipeline design in microprocessors
Kriebel et al. R 2 Cache: reliability-aware reconfigurable last-level cache architecture for multi-cores
Zhang et al. Forter: A forward error correction scheme for timing error resilience
Bal et al. Dynamic Choke Sensing for Timing Error Resilience in NTC Systems
Lee et al. Circuit-aware architectural simulation
Kim et al. Coarse-grained bubble razor to exploit the potential of two-phase transparent latch designs
Chen et al. DARP-MP: Dynamically adaptable resilient pipeline design in multicore processors
Kumar et al. Learning-based architecture-level power modeling of CPUs
Kawashima et al. Register port prediction for a banked register file
Choudhary A Synthesizable HDL Model for Out-of-Order Superscalar Processors.