Nothing Special   »   [go: up one dir, main page]

Kannan, 2007 - Google Patents

Fundamental blocks of single ended LVCMOS output buffer-a circuit level design guideline

Kannan, 2007

Document ID
16176482762081363473
Author
Kannan P
Publication year
Publication venue
2007 18th European Conference on Circuit Theory and Design

External Links

Snippet

IO buffers serve in interfacing core circuits in a system on chip and signals originating in the core to external world devices. LVCMOS standard buffers are general purpose IOs providing the single ended interface. In deep sub-micron technology nodes such as the 65 nm and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018585—Coupling arrangements; Interface arrangements using field effect transistors only programmable
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements

Similar Documents

Publication Publication Date Title
US7936209B2 (en) I/O buffer with low voltage semiconductor devices
US5300835A (en) CMOS low power mixed voltage bidirectional I/O buffer
US7579881B2 (en) Write driver circuit
KR19990067849A (en) Voltage tolerant output buffer
JPH08237102A (en) Input/output buffer circuit device
CN108418577B (en) Apparatus for electronic circuits with reduced leakage current and related methods
US7432762B2 (en) Circuit having enhanced input signal range
US11418189B2 (en) High voltage output circuit with low voltage devices using data dependent dynamic biasing
EP3411952A1 (en) Input/output (i/o) driver implementing dynamic gate biasing of buffer transistors
US6970024B1 (en) Over-voltage protection of integrated circuit I/O pins
JP3701942B2 (en) Level conversion circuit
US6483386B1 (en) Low voltage differential amplifier with high voltage protection
US6377086B1 (en) Low power dual-voltage sense circuit buffer
US6784700B1 (en) Input buffer circuit
KR20100014730A (en) 5 volt tolerant integrated circuit signal pad with 3 volt assist
US6201428B1 (en) 5-volt tolerant 3-volt drive push-pull buffer/driver
EP3949132A1 (en) Bidirectional voltage level translator
US7394291B2 (en) High voltage tolerant output buffer
Kannan Fundamental blocks of single ended LVCMOS output buffer-a circuit level design guideline
US7940108B1 (en) Voltage level shifter
Wang et al. A 90-nm CMOS 800 MHz 2× VDD output buffer with leakage detection and output current self-adjustment
Liu et al. A new design of mixed-voltage I/O buffers with low-voltage-thin-oxide CMOS process
Kannan et al. Aspects and solutions to designing standard LVCMOS I/O buffers in 90nm process
Tsai et al. Design of 2× VDD-tolerant I/O buffer with considerations of gate-oxide reliability and hot-carrier degradation
WO2020100681A1 (en) Level shift circuit and electronic apparatus