Nothing Special   »   [go: up one dir, main page]

Liu et al., 2007 - Google Patents

A new design of mixed-voltage I/O buffers with low-voltage-thin-oxide CMOS process

Liu et al., 2007

View PDF
Document ID
6554470781532650220
Author
Liu G
Wang Y
Jia S
Publication year
Publication venue
2007 7th International Conference on ASIC

External Links

Snippet

A novel circuit of mixed-voltage I/O buffer is proposed in this work. The new buffer uses NMOS driver transistors instead of PMOS-driver, which is commonly used in the prior designs. With the help of a bootstrapped circuit, the buffer is free of the threshold voltage …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693—Switching arrangements with several input- or output-terminals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits

Similar Documents

Publication Publication Date Title
US7936209B2 (en) I/O buffer with low voltage semiconductor devices
US6693469B2 (en) Buffer interface architecture
US7205820B1 (en) Systems and methods for translation of signal levels across voltage domains
JPH03116316A (en) Low voltage cmos output buffer
US11418189B2 (en) High voltage output circuit with low voltage devices using data dependent dynamic biasing
JP2017175288A (en) Semiconductor device
JP3701942B2 (en) Level conversion circuit
US7046036B2 (en) Output buffer with low-voltage devices to driver high-voltage signals for PCI-X applications
US7532034B2 (en) Mixed voltage input/output buffer having low-voltage design
US6580291B1 (en) High voltage output buffer using low voltage transistors
US6377086B1 (en) Low power dual-voltage sense circuit buffer
US7999573B2 (en) Low-voltage-to-high-voltage level converter for digital signals and related integrated circuit, system, and method
US6784700B1 (en) Input buffer circuit
Chuang et al. Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology
Chen et al. An Output Buffer for 3.3-V Applications in a 0.13-$\mu\hbox {m} $1/2.5-V CMOS Process
US20080061832A1 (en) Protection circuits and methods of protecting circuits
TW202147778A (en) Level shifter
Liu et al. A new design of mixed-voltage I/O buffers with low-voltage-thin-oxide CMOS process
US20070170955A1 (en) High voltage tolerant output buffer
JP3730963B2 (en) Semiconductor integrated circuit
JP2003324343A (en) Integrated circuit
Lee et al. Wide-Range 5.0/3.3/1.8-VI/O Buffer Using 0.35-m 3.3-V CMOS Technology
CN113676172A (en) IO architecture for preventing current backflow
JP2010166457A (en) Level shifting circuit and semiconductor device equipped with the same
Tsai et al. Design of 2× VDD-tolerant I/O buffer with considerations of gate-oxide reliability and hot-carrier degradation