Nothing Special   »   [go: up one dir, main page]

Block et al., 2009 - Google Patents

into four channels.

Block et al., 2009

View PDF
Document ID
14667688349484606517
Author
Block T
Arria G
Publication year

External Links

Snippet

You can configure the transceiver channels to the desired functional modes using the ALT2GXB MegaCore instance in the Quartus® II MegaWizard™ Plug-in Manager for the Arria GX device family. Depending on the selected functional mode, the Quartus II software …
Continue reading at cdrdv2-public.intel.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks

Similar Documents

Publication Publication Date Title
US8184651B2 (en) PLD architecture optimized for 10G Ethernet physical layer solution
US7538578B2 (en) Multiple data rates in programmable logic device serial interface
US7872495B1 (en) Programmable termination
JP5354427B2 (en) Reconfigurable logical fabric for integrated circuits and systems and methods for configuring a reconfigurable logical fabric
EP1575170B1 (en) Highly configurable pll architecture for programmable logic device
US7098685B1 (en) Scalable serializer-deserializer architecture and programmable interface
EP1670199B1 (en) Design of channel alignment, error handling, and clock routing using hard-wired blocks for data transmission within programmable logic integrated circuits
US7557605B2 (en) Heterogeneous configurable integrated circuit
US7272677B1 (en) Multi-channel synchronization for programmable logic device serial interface
KR20200049551A (en) Multipath clock and data recovery
US9385724B1 (en) Methods for operating configurable storage and processing blocks at double and single data rates
WO2009038891A1 (en) High-bandwidth interconnect network for an integrated circuit
US7706417B1 (en) Method of and circuit for generating a plurality of data streams
US7827433B1 (en) Time-multiplexed routing for reducing pipelining registers
US7729415B1 (en) High-speed interface for a programmable device
Block et al. into four channels.
Stratix 2. Stratix II GX Architecture
Handbook Section I. Stratix II GX Device Data Sheet
US7421522B1 (en) Techniques for transmitting and receiving SPI4.2 status signals using a hard intellectual property block
Lujan et al. Comparative analysis between the Stratix II (Altera) and Virtex 4 (Xilinx) for implementing a LVDS bus receiver
US8406258B1 (en) Apparatus and methods for low-jitter transceiver clocking
US10250347B1 (en) Routing-efficient time division multiplexing (TDM) data path circuitry
Handbook Volume 1: Device Interfaces and Integration
LIST INPUT & OUTPUT
PLL Glossary of Terms