Nothing Special   »   [go: up one dir, main page]

Shen et al., 2006 - Google Patents

On a design of crossroad switches for low-power on-chip communication architectures

Shen et al., 2006

Document ID
1446011161607986867
Author
Shen J
Chang K
Chen T
Publication year
Publication venue
2006 IEEE International Symposium on Circuits and Systems (ISCAS)

External Links

Snippet

As the number of cores on a chip increases, power consumed by the communication structures takes significant portion of the overall power-budget. We first propose a novel 2D segmented interconnect architecture, which uses crossroad switches to dynamically …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
Balfour et al. Design tradeoffs for tiled CMP on-chip networks
Angiolini et al. Contrasting a NoC and a traditional interconnect fabric with layout awareness
CN100499556C (en) High-speed asynchronous interlinkage communication network of heterogeneous multi-nucleus processor
Lu et al. SAMBA-Bus: A high performance bus architecture for system-on-chips
Rodrigo et al. Cost-efficient on-chip routing implementations for CMP and MPSoC systems
Greenfield et al. Implications of Rent's rule for NoC design and its fault-tolerance
US8675681B2 (en) Communication within an integrated circuit including an array of interconnected programmable logic elements
US9384161B2 (en) Method for data throughput improvement in open core protocol based interconnection networks using dynamically selectable redundant shared link physical paths
Latif et al. PVS-NoC: Partial virtual channel sharing NoC architecture
Krishna et al. Swift: A swing-reduced interconnect for a token-based network-on-chip in 90nm cmos
Attia et al. Network interface sharing for SoCs based NoC
Kim et al. Solutions for real chip implementation issues of NoC and their application to memory-centric NoC
Lee et al. A new multi-channel on-chip-bus architecture for system-on-chips
US7719964B2 (en) Data credit pooling for point-to-point links
Shen et al. On a design of crossroad switches for low-power on-chip communication architectures
Yu et al. A low-area multi-link interconnect architecture for GALS chip multiprocessors
Requena et al. Exploiting wiring resources on interconnection network: increasing path diversity
Divekar et al. Multichannel AMBA AHB with multiple arbitration technique
Gebhardt et al. Comparing energy and latency of asynchronous and synchronous NoCs for embedded SoCs
Latif et al. Power and area efficient design of network-on-chip router through utilization of idle buffers
Chang et al. Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes
US20170255558A1 (en) Isolation mode in a cache coherent system
Guo et al. Physical design implementation of segmented buses to reduce communication energy
Lee et al. Design of a feasible on-chip interconnection network for a chip multiprocessor (cmp)
Wang et al. Design and implementation of fault-tolerant and cost effective crossbar switches for multiprocessor systems