Nothing Special   »   [go: up one dir, main page]

He et al., 2018 - Google Patents

Evaluating the Practicability of Error-Detection Circuit Exposed to Single-Event Upsets in 65 nm CMOS Technology

He et al., 2018

Document ID
13706070056581352042
Author
He W
Wang J
Zhang Z
Wu J
Luo S
Publication year
Publication venue
2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

External Links

Snippet

This paper presents a multiple NAND gate error-detection module for diagnosing single- event effects (SEEs) in the combinational logic circuits which fabricated in 65 nm technology. The proposed approach evaluates the SEUs propagate effects by using device TCAD and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00392—Modifications for increasing the reliability for protection by circuit redundancy
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Rossi et al. Multiple transient faults in logic: An issue for next generation ICs?
Mohanram et al. Cost-effective approach for reducing soft error failure rate in logic circuits
Maheshwari et al. Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits
Chen et al. Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips
Rajaei et al. Single event upset immune latch circuit design using C-element
Wirth et al. Accurate and computer efficient modelling of single event transients in CMOS circuits
Li et al. A CMOS triple inter-locked latch for SEU insensitivity design
Paliaroutis et al. A placement-aware soft error rate estimation of combinational circuits for multiple transient faults in CMOS technology
Campitelli et al. F-DICE: A multiple node upset tolerant flip-flop for highly radioactive environments
Drake et al. A self-correcting soft error tolerant flop-flop
Maharrey et al. Dual-interlocked logic for single-event transient mitigation
Omana et al. Impact of aging phenomena on latches’ robustness
Sootkaneung et al. Soft error reduction through gate input dependent weighted sizing in combinational circuits
Seifert Radiation-induced soft errors: A chip-level modeling perspective
Narsale et al. Variation-tolerant hierarchical voltage monitoring circuit for soft error detection
Sootkaneung et al. Gate input reconfiguration for combating soft errors in combinational circuits
He et al. Evaluating the Practicability of Error-Detection Circuit Exposed to Single-Event Upsets in 65 nm CMOS Technology
Katsarou et al. Soft error immune latch under SEU related double-node charge collection
He et al. Comparison of heavy-ion induced SEU for D-and TMR-flip-flop designs in 65-nm bulk CMOS technology
Tambara et al. Measuring failure probability of coarse and fine grain TMR schemes in SRAM-based FPGAs under neutron-induced effects
Kaur et al. Guarded dual rail logic for soft error tolerant standard cell library
Uemura et al. Investigation of multi cell upset in sequential logic and validity of redundancy technique
Zhang et al. Dual-sampling skewed CMOS design for soft-error tolerance
Jeong et al. A Survey of fault-injection methodologies for soft error rate modeling in systems-on-chips
Tajima et al. A low power soft error hardened latch with schmitt-trigger-based C-Element