Nothing Special   »   [go: up one dir, main page]

Ding et al., 2013 - Google Patents

An accurate compact modelling approach for statistical ageing and reliability

Ding et al., 2013

View PDF
Document ID
13307213084486237995
Author
Ding J
Reid D
Millar C
Asenov A
Publication year
Publication venue
2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)

External Links

Snippet

In this paper, we demonstrate a compact modelling approach that allows statistical circuit simulation at arbitrary stages of transistor BTI ageing, using advanced compact model generation techniques implemented in the GSS statistical circuit simulation engine …
Continue reading at in4.iue.tuwien.ac.at (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/18—Complex mathematical operations for evaluating statistical data, e.g. average values, frequency distributions, probability functions, regression analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer

Similar Documents

Publication Publication Date Title
US10514973B2 (en) Memory and logic lifetime simulation systems and methods
Weckx et al. Defect-based methodology for workload-dependent circuit lifetime projections-Application to SRAM
Doorn et al. Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield
Rajaraman et al. SEAT-LA: a soft error analysis tool for combinational logic
US11704462B2 (en) Complexity-reduced simulation of circuit reliability
US10713405B2 (en) Parameter generation for semiconductor device trapped-charge modeling
US20090094013A1 (en) Two-step simulation methodology for aging simulations
Chen et al. System-level modeling of microprocessor reliability degradation due to BTI and HCI
Rodopoulos et al. Atomistic pseudo-transient BTI simulation with inherent workload memory
Gerrer et al. Interplay between statistical reliability and variability: A comprehensive transistor-to-circuit simulation technology
Kiamehr et al. The impact of process variation and stochastic aging in nanoscale VLSI
Weckx et al. Non-Monte-Carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation—Application to 6T SRAM
US20090259453A1 (en) Method of modeling SRAM cell
Wang et al. SRAM parametric failure analysis
Ding et al. An accurate compact modelling approach for statistical ageing and reliability
Subirats et al. Impact of dynamic variability on SRAM functionality and performance in nano-scaled CMOS technologies
NL2006577C2 (en) Time and workload dependent circuit simulation.
CN109388839A (en) Clock system method for analyzing performance and device
Martin-Martinez et al. Characterization of random telegraph noise and its impact on reliability of SRAM sense amplifiers
Tsiligiannis et al. SRAM soft error rate evaluation under atmospheric neutron radiation and PVT variations
Ding et al. Influence of transistors with BTI-induced aging on SRAM write performance
CN107292026A (en) A kind of technological parameter fluctuation causes the method for estimation of MOSFET performance changes
Luo et al. Temporal performance degradation under RTN: Evaluation and mitigation for nanoscale circuits
Asenov et al. Unified approach for simulation of statistical reliability in nanoscale CMOS transistors from devices to circuits
Naphade et al. DC/AC BTI variability of SRAM circuits simulated using a physics-based compact model