Nothing Special   »   [go: up one dir, main page]

Rodopoulos et al., 2014 - Google Patents

Atomistic pseudo-transient BTI simulation with inherent workload memory

Rodopoulos et al., 2014

Document ID
4965316766871084199
Author
Rodopoulos D
Weckx P
Noltsis M
Catthoor F
Soudris D
Publication year
Publication venue
IEEE Transactions on Device and Materials Reliability

External Links

Snippet

Bias Temperature Instability (BTI) is a major concern for the reliability of decameter to nanometer devices. Older modeling approaches fail to capture time-dependent device variability or maintain a crude view of the device's stress. Previously, a two-state atomistic …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
Rodopoulos et al. Atomistic pseudo-transient BTI simulation with inherent workload memory
Van Santen et al. Reliability in super-and near-threshold computing: A unified model of RTN, BTI, and PV
US11704462B2 (en) Complexity-reduced simulation of circuit reliability
US8155938B2 (en) Method and apparatus for sampling and predicting rare events in complex electronic devices, circuits and systems
Kükner et al. Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates
Weckx et al. Defect-based methodology for workload-dependent circuit lifetime projections-Application to SRAM
US8515724B2 (en) Technology computer-aided design (TCAD)-based virtual fabrication
Rodopoulos et al. Time and workload dependent device variability in circuit simulations
Agbo et al. Integral impact of BTI, PVT variation, and workload on SRAM sense amplifier
US20080016477A1 (en) Method for Soft Error Modeling with Double Current Pulse
Kraak et al. Impact and mitigation of sense amplifier aging degradation using realistic workloads
Genssler et al. Modeling and predicting transistor aging under workload dependency using machine learning
Chen et al. System-level modeling of microprocessor reliability degradation due to bias temperature instability and hot carrier injection
US9633150B2 (en) Experiments approach to design variation mitigation and optimization
Kraak et al. Parametric and functional degradation analysis of complete 14-nm FinFET SRAM
Sathyanarayana et al. An efficient unused integrated circuits detection algorithm for parallel scan architecture.
Chandra Monitoring reliability in embedded processors-a multi-layer view
Duan et al. Lifetime reliability-aware digital synthesis
Amrouch et al. Design close to the edge for advanced technology using machine learning and brain-inspired algorithms
Lin et al. Performance-aware corner model for design for manufacturing
Bal et al. Revamping timing error resilience to tackle choke points at NTC systems
Rodopoulos et al. Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations
Han et al. Variation-aware aging analysis in digital ICs
EP2509011A1 (en) Time and workload dependent circuit simulation
Kükner et al. Impact of duty factor, stress stimuli, gate and drive strength on gate delay degradation with an atomistic trap-based BTI model