Nothing Special   »   [go: up one dir, main page]

Babaie et al., 2023 - Google Patents

Enabling Design Space Exploration of DRAM Caches for Emerging Memory Systems

Babaie et al., 2023

View PDF
Document ID
12709901445861069604
Author
Babaie M
Akram A
Lowe-Power J
Publication year
Publication venue
2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)

External Links

Snippet

The increasing growth of applications' memory capacity and performance demands has led the CPU vendors to deploy heterogeneous memory systems either within a single system or via disaggregation. DRAM caches are one way to enable heterogeneity and disaggregation …
Continue reading at arxiv.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/885—Monitoring specific for caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Similar Documents

Publication Publication Date Title
Beamer et al. Locality exists in graph processing: Workload characterization on an ivy bridge server
Shukur et al. Cache coherence protocols in distributed systems
Ozdal et al. Energy efficient architecture for graph analytics accelerators
Zhang et al. Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors
Umuroglu et al. Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform
Betkaoui et al. A framework for FPGA acceleration of large graph problems: Graphlet counting case study
Maeda et al. JADE: A heterogeneous multiprocessor system simulation platform using recorded and statistical application models
Asiatici et al. Large-scale graph processing on FPGAs with caches for thousands of simultaneous misses
Zhang et al. Depgraph: A dependency-driven accelerator for efficient iterative graph processing
Aananthakrishnan et al. PIUMA: programmable integrated unified memory architecture
Monchiero et al. Efficient synchronization for embedded on-chip multiprocessors
Mukkara et al. Cache-Guided Scheduling: Exploiting caches to maximize locality in graph processing
Babaie et al. Enabling Design Space Exploration of DRAM Caches for Emerging Memory Systems
Sangaiah et al. Snacknoc: Processing in the communication layer
Zhou et al. Gas: A heterogeneous memory architecture for graph processing
Zhao et al. LCCG: a locality-centric hardware accelerator for high throughput of concurrent graph processing
Kayi et al. Adaptive cache coherence mechanisms with producer–consumer sharing optimization for chip multiprocessors
Klenk et al. Analyzing communication models for distributed thread-collaborative processors in terms of energy and time
Du et al. A comprehensive memory management framework for CPU-FPGA heterogenous SoCs
Sethi Design space exploration of algorithmic multi-port memories in high-performance application-specific accelerators
Bell et al. Revisiting scalable coherent shared memory
Kondo et al. SMYLEref: A reference architecture for manycore-processor SoCs
Segura et al. Energy-efficient stream compaction through filtering and coalescing accesses in gpgpu memory partitions
Mughrabi et al. QPR: Quantizing PageRank with Coherent Shared Memory Accelerators
Keshtegar et al. Cluster‐based approach for improving graphics processing unit performance by inter streaming multiprocessors locality