Nothing Special   »   [go: up one dir, main page]

Umuroglu et al., 2015 - Google Patents

Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform

Umuroglu et al., 2015

View PDF
Document ID
1590980710193991504
Author
Umuroglu Y
Morrison D
Jahre M
Publication year
Publication venue
2015 25th International Conference on Field Programmable Logic and Applications (FPL)

External Links

Snippet

Large and sparse small-world graphs are ubiquitous across many scientific domains from bioinformatics to computer science. As these graphs grow in scale, traversal algorithms such as breadth-first search (BFS), fundamental to many graph processing applications and …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/885—Monitoring specific for caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code

Similar Documents

Publication Publication Date Title
Umuroglu et al. Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform
Ham et al. Graphicionado: A high-performance and energy-efficient accelerator for graph analytics
Huang et al. A heterogeneous PIM hardware-software co-design for energy-efficient graph processing
Zhou et al. An FPGA framework for edge-centric graph processing
Zhou et al. High-throughput and energy-efficient graph processing on FPGA
Akin et al. Data reorganization in memory using 3D-stacked DRAM
Bakhoda et al. Analyzing CUDA workloads using a detailed GPU simulator
Agarwal et al. Scalable graph exploration on multicore processors
Zhu et al. Performance evaluation and optimization of HBM-enabled GPU for data-intensive applications
Betkaoui et al. A framework for FPGA acceleration of large graph problems: Graphlet counting case study
Umuroglu et al. An energy efficient column-major backend for FPGA SpMV accelerators
Jenkins et al. Enabling fast, noncontiguous GPU data movement in hybrid MPI+ GPU environments
Zhang et al. Depgraph: A dependency-driven accelerator for efficient iterative graph processing
Ahn et al. Scatter-add in data parallel architectures
Nguyen et al. FPGA‐based HPC accelerators: An evaluation on performance and energy efficiency
Asiatici et al. Large-scale graph processing on FPGAs with caches for thousands of simultaneous misses
Jenkins et al. Processing MPI derived datatypes on noncontiguous GPU-resident data
Luo et al. Evaluating irregular memory access on opencl fpga platforms: A case study with xsbench
Prihozhy et al. Inference of shortest path algorithms with spatial and temporal locality for Big Data processing
Zhao et al. LCCG: a locality-centric hardware accelerator for high throughput of concurrent graph processing
Tao et al. GPU accelerated sparse matrix‐vector multiplication and sparse matrix‐transpose vector multiplication
O’Brien et al. A streaming accelerator for heterogeneous CPU-FPGA processing of graph applications
Zhang et al. Dynasparse: Accelerating gnn inference through dynamic sparsity exploitation
Yoshimi et al. An FPGA-based tightly coupled accelerator for data-intensive applications
Jaiyeoba et al. ACTS: A Near-Memory FPGA Graph Processing Framework