Nothing Special   »   [go: up one dir, main page]

Upadhyay et al., 2018 - Google Patents

A Novel 8T SRAM Cell with Low Swing Voltage for Portable Devices

Upadhyay et al., 2018

Document ID
12226997317092362605
Author
Upadhyay P
Sharma J
Kar R
Mandal D
Ghoshal S
Publication year
Publication venue
2018 15th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON)

External Links

Snippet

Power minimization is a critical concern for the battery operated fast devices. This paper presents a low voltage swing static random access memory (SRAM) structure with eight MOS transistors which consume a lesser amount of dynamic power at a higher frequency …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write (R-W) circuits
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores

Similar Documents

Publication Publication Date Title
Kumar et al. A review on performance evaluation of different low power SRAM cells in nano-scale era
Sanvale et al. An improved read-assist energy efficient single ended PPN based 10T SRAM cell for wireless sensor network
Abbasian et al. A reliable low standby power 10T SRAM cell with expanded static noise margins
US7400525B1 (en) Memory cell with independent-gate controlled access devices and memory using the cell
Maroof et al. 10T SRAM Using Half-$ V_ {\text {DD}} $ Precharge and row-wise dynamically powered read port for low switching power and ultralow RBL leakage
Yang et al. Single-ended 9T SRAM cell for near-threshold voltage operation with enhanced read performance in 22-nm FinFET technology
Ahmad et al. TFET-based robust 7T SRAM cell for low power application
Gupta et al. Pentavariate $ V_ {\mathrm {min}} $ Analysis of a Subthreshold 10T SRAM Bit Cell With Variation Tolerant Write and Divided Bit-Line Read
Sharma et al. A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability
Gavaskar et al. Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits
Kim et al. A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS
Khandelwal et al. Process variability aware low leakage reliable nano scale double-gate-FinFET SRAM cell design technique
Upadhyay et al. A design of low swing and multi threshold voltage based low power 12T SRAM cell
Limachia et al. A near-threshold 10t differential sram cell with high read and write margins for tri-gated finfet technology
Dolatshah et al. A sub-threshold 10T FinFET SRAM cell design for low-power applications
Sachan et al. Low power multi threshold 7T SRAM cell
Ma et al. A new 6T SRAM memory cell based on FINFET process
Giterman et al. Hybrid GC-eDRAM/SRAM bitcell for robust low-power operation
Kushwah et al. Single-ended sub-threshold FinFET 7T SRAM cell without boosted supply
Limachia et al. Characterization of a novel 10T SRAM cell with improved data stability and delay performance for 20-nm tri-gated FinFET technology
Singh et al. Leakage reduction in differential 10T SRAM cell using Gated V DD control technique
Dadoria et al. Comparative analysis of variable NT sram cells
Mishra et al. Design of SRAM cell using voltage lowering and stacking techniques for low power applications
Upadhyay et al. A Novel 8T SRAM Cell with Low Swing Voltage for Portable Devices
Moradi et al. 8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology