Nothing Special   »   [go: up one dir, main page]

Anju et al., 2012 - Google Patents

Low Power GALS Interface Implementation with Stretchable Clocking Scheme

Anju et al., 2012

View PDF
Document ID
11965221355443403929
Author
Anju C
Pande K
Publication year
Publication venue
International Journal of Computer Science Issues (IJCSI)

External Links

Snippet

Complex SoC imply the seamless integration of numerous IPs performing different functions and operating at different clock frequencies. The integration of several heterogeneous components into a single system gives rise to new challenges. Major issue includes …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines

Similar Documents

Publication Publication Date Title
US20230056118A1 (en) Multi-purpose interface for configuration data and user fabric data
Muttersbach et al. Practical design of globally-asynchronous locally-synchronous systems
US7724028B1 (en) Clocking for a hardwired core embedded in a host integrated circuit device
US8571059B1 (en) Apparatus and methods for serial interfaces with shared datapaths
Beigne et al. Asynchronous circuit designs for the Internet of everything: A methodology for ultralow-power circuits with GALS architecture
Kessels et al. Clock synchronization through handshake signalling
KR20100087408A (en) Source-synchronous data link for system-on-chip design
CN108694146B (en) Asynchronous/synchronous interface circuit
US8443129B1 (en) Method and apparatus for implementing a data bus interface
Krstic et al. Asynchronous and GALS design-overview and perspectives
Anju et al. Low Power GALS Interface Implementation with Stretchable Clocking Scheme
EP3173895B1 (en) Clock tree implementation method, system-on-chip and computer storage medium
US20140093003A1 (en) Data transmission between asynchronous environments
CN104008076A (en) Bus data signal transmitting method and device capable of supporting DVFS
JP2023500300A (en) programmable device configuration memory system
US10429881B2 (en) Semiconductor device for stopping an oscillating clock signal from being provided to an IP block, a semiconductor system having the semiconductor device, and a method of operating the semiconductor device
US9170768B2 (en) Managing fast to slow links in a bus fabric
Semba et al. A study on the design of interface circuits between synchronous-asynchronous modules using click elements
Zong Pin multiplexing optimization in FPGA prototyping system
CN108268087B (en) Semiconductor device, semiconductor system, and method of operating semiconductor device
KR20140070041A (en) Semiconductor integrated chip and operating method thereof
Chen et al. Design of SRAM Based Interface Module with DMA in Inductive-Coupling 3D Stacked IoT Chips
Villiger et al. A globally-asynchronous locally-synchronous vlsi circuit for the safer cryptoalgorithm
Villiger Multi-point interconnects for globally-asynchronous locally-synchronous systems
Bormann GALS test chip on 130nm process