Nothing Special   »   [go: up one dir, main page]

Krstic et al., 2017 - Google Patents

Asynchronous and GALS design-overview and perspectives

Krstic et al., 2017

Document ID
2768778903016247369
Author
Krstic M
Grass E
Fan X
Publication year
Publication venue
2017 New Generation of CAS (NGCAS)

External Links

Snippet

Asynchronous and GALS Design -Overview and Perspectives Page 1 Asynchronous and GALS Design –Overview and Perspectives Milos Krstic, Eckhard Grass IHP Frankfurt (Oder), Germany {krstic, grass}@ihp-microelectronics.com Xin Fan RWTH Aachen University Aachen, Germany …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Carmona et al. Elastic circuits
Yakovlev et al. Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools
Singh et al. MOUSETRAP: High-speed transition-signaling asynchronous pipelines
US8572539B2 (en) Variability-aware scheme for high-performance asynchronous circuit voltage regulation
Mullins et al. Demystifying data-driven and pausible clocking schemes
Beigne et al. Asynchronous circuit designs for the Internet of everything: A methodology for ultralow-power circuits with GALS architecture
Beerel Asynchronous circuits: an increasingly practical design solution
Krstic et al. Asynchronous and GALS design-overview and perspectives
Beerel et al. Low power and energy efficient asynchronous design
Yu et al. Implementing tile-based chip multiprocessors with GALS clocking styles
Krstić et al. System integration by request-driven GALS design
Smirnov et al. An automated fine-grain pipelining using domino style asynchronous library
Tarawneh et al. An RTL method for hiding clock domain crossing latency
Dasgupta et al. Comparative analysis of GALS clocking schemes
Kavitha et al. High-performance asynchronous pipeline using embedded delay element
Smirnov et al. Synthesizing asynchronous micropipelines with design compiler
Herrera et al. Blade-oc asynchronous resilient template
Adl et al. A high performance dual clock elastic FIFO network interface for GALS NoC
Park et al. Hybrid asynchronous circuit generation amenable to conventional EDA flow
Abdelhadi et al. Two-phase asynchronous to synchronous interfaces for an open-source bundled-data flow
Palangpour CAD Tools for Synthesis of Sleep Convention Logic
Toosizadeh Enhanced synchronous design using asynchronous techniques
Maniraj Analysis of asynchronous routers for network-on-chip applications
Yadav An Asynchronous Approach for Designing Robust Low Power Circuits
Beerel et al. A path towards average-case silicon via asynchronous resilient bundled-data design