Nothing Special   »   [go: up one dir, main page]

Huang et al., 2015 - Google Patents

Racetrack memory-based nonvolatile storage elements for multicontext FPGAs

Huang et al., 2015

Document ID
11275777637710200002
Author
Huang K
Zhao R
Lian Y
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

A multicontext field-programmable gate array (FPGA) is a solution to achieve fast run-time reconfiguration. However, SRAM-based multicontext FPGAs still suffer from high leakage power during sleep, slow power-ON speed, and excessive large memory area. Racetrack …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/16—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using saturable magnetic devices
    • H03K19/168—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using saturable magnetic devices using thin-film devices
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Zhang et al. Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory
Zhao et al. Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
Bishnoi et al. Improving write performance for STT-MRAM
Natsui et al. Nonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction
Trinh et al. Magnetic adder based on racetrack memory
Matsunaga et al. MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues
Morris et al. mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices
Deng et al. Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction
Ren et al. True energy-performance analysis of the MTJ-based logic-in-memory architecture (1-bit full adder)
Yamamoto et al. Nonvolatile static random access memory using magnetic tunnel junctions with current-induced magnetization switching architecture
Zand et al. Energy-efficient and process-variation-resilient write circuit schemes for spin hall effect mram device
Huang et al. Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration
Xiao et al. Energy and performance benchmarking of a domain wall-magnetic tunnel junction multibit adder
JP2010279035A (en) Nonvolatile logic device using magnetic tunnel junction
Huang et al. A low-power low-VDD nonvolatile latch using spin transfer torque MRAM
He et al. Energy efficient reconfigurable threshold logic circuit with spintronic devices
Huang et al. A low power and high sensing margin non-volatile full adder using racetrack memory
Rajaei Single event double node upset tolerance in MOS/spintronic sequential and combinational logic circuits
Huang et al. Racetrack memory-based nonvolatile storage elements for multicontext FPGAs
Guillemenet et al. A non-volatile run-time FPGA using thermally assisted switching MRAMS
Zhao et al. Racetrack memory based reconfigurable computing
Zhao et al. TAS-MRAM based non-volatile FPGA logic circuit
Verma et al. Non-volatile latch compatible with static and dynamic CMOS for logic in memory applications
Goncalves et al. Non-volatile FPGAs based on spintronic devices
Deng Design and development of low-power and reliable logic circuits based on spin-transfer torque magnetic tunnel junctions