Trik et al., 2022 - Google Patents
A hybrid selection strategy based on traffic analysis for improving performance in networks on chipTrik et al., 2022
View PDF- Document ID
- 10230762379506557527
- Author
- Trik M
- Molk A
- Ghasemi F
- Pouryeganeh P
- Publication year
- Publication venue
- Journal of Sensors
External Links
Snippet
Networks on chip (NoCs) are an idea for implementing multiprocessor systems that have been able to handle the communication between processing cores, inspired by computer networks. Efficient nonstop routing is one of the most significant applications of NOC. In fact …
- 238000004458 analytical method 0 title description 6
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/12—Shortest path evaluation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic regulation in packet switching networks
- H04L47/10—Flow control or congestion control
- H04L47/12—Congestion avoidance or recovery
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/06—Deflection routing, e.g. hot-potato routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/04—Interdomain routing, e.g. hierarchical routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Trik et al. | A hybrid selection strategy based on traffic analysis for improving performance in networks on chip | |
Trik et al. | A new adaptive selection strategy for reducing latency in networks on chip | |
Ascia et al. | Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip | |
Palesi et al. | Application specific routing algorithms for networks on chip | |
Chang et al. | Path-congestion-aware adaptive routing with a contention prediction scheme for network-on-chip systems | |
Lu et al. | Evaluation of on-chip networks using deflection routing | |
Wang et al. | Scalable load balancing congestion-aware Network-on-Chip router architecture | |
Yu-hang et al. | Xtorus: An extended torus topology for on-chip massive data communication | |
Reddy et al. | An Efficient Low-Power VIP-based VC Router Architecture for Mesh-based NoC | |
Hsin et al. | Ant colony optimization-based fault-aware routing in mesh-based network-on-chip systems | |
Wu et al. | A survey of routing algorithm for mesh Network-on-Chip | |
Soteriou et al. | A holistic approach towards intelligent hotspot prevention in network-on-chip-based multicores | |
Ahmad et al. | Congestion‐Aware Routing Algorithm for NoC Using Data Packets | |
Taheri et al. | ON–OFF: a reactive routing algorithm for dynamic thermal management in 3D NoCs | |
Vazifedunn et al. | Low‐cost regional‐based congestion‐aware routing algorithm for 2D mesh NoC | |
Wang et al. | Area and power-efficient innovative congestion-aware Network-on-Chip architecture | |
Liu et al. | An encapsulated packet-selection routing for network on chip | |
Mehranzadeh et al. | DICA: destination intensity and congestion‐aware output selection strategy for network‐on‐chip systems | |
Yasrebi et al. | A fuzzy integrated congestion-aware routing algorithm for network on chip | |
Rahmani et al. | Generic monitoring and management infrastructure for 3D NoC-bus hybrid architectures | |
Dehghani et al. | Deadline-aware and energy-efficient dynamic task mapping and scheduling for multicore systems based on wireless network-on-chip | |
Neishaburi et al. | NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures | |
Cheng et al. | A low-cost and energy-efficient noc architecture for GPGPUs | |
Pande et al. | The (low) power of less wiring: Enabling energy efficiency in many-core platforms through wireless noc | |
Charif et al. | MUGEN: A high-performance fault-tolerant routing algorithm for unreliable Networks-on-Chip |