Nothing Special   »   [go: up one dir, main page]

Esashi, 2008 - Google Patents

Wafer level packaging of MEMS

Esashi, 2008

View HTML
Document ID
10162771274663194129
Author
Esashi M
Publication year
Publication venue
Journal of Micromechanics and Microengineering

External Links

Snippet

Wafer level packaging plays many important roles for MEMS (micro electro mechanical systems), including cost, yield and reliability. MEMS structures on silicon chips are encapsulated between bonded wafers or by surface micromachining, and electrical …
Continue reading at wenku.baidu.com (HTML) (other versions)

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing micro-systems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00269—Bonding of solid lids or wafers to the substrate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing micro-systems
    • B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00349—Creating layers of material on a substrate
    • B81C1/0038—Processes for creating layers of materials not provided for in groups B81C1/00357 - B81C1/00373
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICRO-STRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICRO-STRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming micro-structural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer

Similar Documents

Publication Publication Date Title
Esashi Wafer level packaging of MEMS
US7029829B2 (en) Low temperature method for forming a microcavity on a substrate and article having same
Tilmans et al. The indent reflow sealing (IRS) technique-a method for the fabrication of sealed cavities for MEMS devices
Candler et al. Single wafer encapsulation of MEMS devices
Stark et al. A low-temperature thin-film electroplated metal vacuum package
US7767484B2 (en) Method for sealing and backside releasing of microelectromechanical systems
Candler et al. Long-term and accelerated life testing of a novel single-wafer vacuum encapsulation for MEMS resonators
US8476737B2 (en) Environment-resistant module, micropackage and methods of manufacturing same
Wang et al. Wafer-level vacuum sealing by transfer bonding of silicon caps for small footprint and ultra-thin MEMS packages
US8685776B2 (en) Wafer level packaged MEMS device
Torunbalci et al. Advanced MEMS process for wafer level hermetic encapsulation of MEMS devices using SOI cap wafers with vertical feedthroughs
JP2012122996A (en) Wafer level package process for mems device
KR20160053935A (en) Method of wafer-level hermetic packaging with vertical feedthroughs
Sparks et al. An all-glass chip-scale MEMS package with variable cavity pressure
Lin et al. Implementation of three-dimensional SOI-MEMS wafer-level packaging using through-wafer interconnections
Torunbalci et al. An all-silicon process platform for wafer-level vacuum packaged MEMS devices
Wang et al. Wafer-level vacuum packaging enabled by plastic deformation and low-temperature welding of copper sealing rings with a small footprint
Seok et al. Overview of MEMS packaging technologies
US7531424B1 (en) Vacuum wafer-level packaging for SOI-MEMS devices
Premachandran et al. Fabrication and testing of a wafer-level vacuum package for MEMS device
Cohn et al. MEMS packaging on a budget (fiscal and thermal)
Liang et al. TSV-free vertical interconnection technology using Au-Si eutectic bonding for MEMS wafer-level packaging
Flader et al. Wafer-scale encapsulation of fully differential electrodes for mutli-axis inertial sensing
Rajaraman et al. Robust wafer-level thin-film encapsulation of microstructures using low stress PECVD silicon carbide
Torunbalci et al. A novel fabrication and wafer level hermetic sealing method for SOI-MEMS devices using SOI cap wafers