Nothing Special   »   [go: up one dir, main page]

Vinay et al., 2020 - Google Patents

Power efficient FIR filter architecture using distributed arithmetic algorithm

Vinay et al., 2020

Document ID
9783265604519735369
Author
Vinay R
Vijayakumar T
Saini L
Singh B
Publication year
Publication venue
2020 First IEEE International Conference on Measurement, Instrumentation, Control and Automation (ICMICA)

External Links

Snippet

Multiply and accumulate (MAC) unit is a significant part of the FIR filter design. It is the MAC unit that determines the efficiency of an FIR filter. Many factors like area, power consumption, speed and other key factors are determined by the way the MAC unit is implemented from …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0225—Measures concerning the multipliers
    • H03H17/0226—Measures concerning the multipliers comprising look-up tables
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters
    • H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
    • H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/388—Skewing
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0283—Filters characterised by the filter structure

Similar Documents

Publication Publication Date Title
US5255216A (en) Reduced hardware look up table multiplier
Vinay et al. Power efficient FIR filter architecture using distributed arithmetic algorithm
Gokhale et al. Design of area and delay efficient Vedic multiplier using Carry Select Adder
EP1105967B1 (en) Multiplierless digital filtering
WO2000062421A1 (en) Digital filter and method for performing a multiplication based on a look-up table
Narendiran et al. An efficient modified distributed arithmetic architecture suitable for FIR filter
CN113556101B (en) IIR filter and data processing method thereof
Yazhini et al. Fir filter implementation using modified distributed arithmetic architecture
Manikanta et al. Hardware realization of low power and area efficient Vedic Mac in DSP filters
Tiwari et al. High throughput adaptive block FIR filter using distributed arithmetic
Shilparani et al. FPGA implementation of FIR filter architecture using MCM technology with pipelining
Naik et al. An efficient reconfigurable FIR digital filter using modified distribute arithmetic technique
Johansson Low power and low complexity shift-and-add based computations
Eshtawie et al. On-line DA-LUT architecture for high-speed high-order digital FIR filters
Amira et al. An FPGA implementation of Walsh-Hadamard transforms for signal processing
Meher et al. A novel DA-based architecture for efficient computation of inner-product of variable vectors
Bankar et al. Design of arithmetic circuit using Quaternary Signed Digit Number system
Raj et al. A paradigm of distributed arithmetic (DA) approaches for digital FIR filter
Sreegul et al. An approximation algorithm for reducing the number of non-zero bits in the filter coefficients
Hu et al. A Resource-efficient FIR Filter Design Based on an RAG Improved Algorithm
Dinesh et al. Survey on reconfigurable fir filter architecture
Karunakaran et al. Low latency and less power dissipation of a 4: 2 compressor based distributed arithmetic unit FIR filter design
Yoon et al. An efficient variable-length tap FIR filter chip
Durgagopal et al. Power Optimized Low Pass Digital FIR Filter Using Five Modular Redundancy and Parallel Adding Methods
Sravanthi et al. Design of FIR Filter by using Sharing Multiplier with Low Delay