Nothing Special   »   [go: up one dir, main page]

Wu et al., 2018 - Google Patents

A channel-sharable built-in self-test scheme for multi-channel DRAMs

Wu et al., 2018

Document ID
8178561269802581815
Author
Wu K
Li J
Lo C
Lai J
Kwai D
Chou Y
Publication year
Publication venue
2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)

External Links

Snippet

Various multi-channel dynamic random access memories (MC-DRAMs) have been proposed for the demand of high bandwidth. In this paper, we propose a channel-sharable built-in self-test (BIST) scheme for MC-DRAMs. The BIST can apply test patterns and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C2029/2602—Concurrent test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14—Implementation of control logic, e.g. test mode decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/006—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. WSI
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Similar Documents

Publication Publication Date Title
US9336342B2 (en) Memory hard macro partition optimization for testing embedded memories
TWI547702B (en) Automated test equipment apparatus, method for testing using the same and tester system
TWI550629B (en) A test architecture having multiple fpga based hardware accelerator blocks for testing multiple duts independently
CN103310852B (en) Based on the mbist controller structural system of IEEE 1500 operating such SRAM/ROM
US20210126640A1 (en) Test Circuitry and Techniques for Logic Tiles of FPGA
TW201433804A (en) A tester with acceleration on memory and acceleration for automatic pattern generation within a FPGA block
Lee et al. A memory built-in self-repair scheme based on configurable spares
CN102262212B (en) System for detecting trigger single particle effect in digital application specific integrated circuit
CN103617810A (en) Test structure and test method for embedded memory
JP2003007089A (en) Method for restoring the state of the algorithm control when error occurs during testing device to be tested
US8924801B2 (en) At-speed scan testing of interface functional logic of an embedded memory or other circuit core
Huang et al. Post-bond test techniques for TSVs with crosstalk faults in 3D ICs
US6687861B1 (en) Memory tester with enhanced post decode
Tseng et al. A shared parallel built-in self-repair scheme for random access memories in SOCs
CN112017727B (en) Interface test method and device, processor and electronic equipment
Wu et al. A channel-sharable built-in self-test scheme for multi-channel DRAMs
Cheng et al. Automatic generation of memory built-in self-test cores for system-on-chip
US8046643B2 (en) Transport subsystem for an MBIST chain architecture
CN106782669A (en) A kind of self calibration scalability SRAM delay test circuits
Denq et al. Hybrid BIST scheme for multiple heterogeneous embedded memories
Hsieh et al. Software-hardware-cooperated built-in self-test scheme for channel-based drams
Che FPGA-based memory test system design and test algorithm implementation
US8904249B2 (en) At speed testing of high performance memories with a multi-port BIS engine
US8782475B2 (en) PRBS test memory interface considering DDR burst operation
Shirur et al. Performance analysis of low power microcode based asynchronous P-MBIST