He et al., 2010 - Google Patents
Circuit level interconnect reliability study using 3D circuit modelHe et al., 2010
- Document ID
- 806501301927816652
- Author
- He F
- Tan C
- Publication year
- Publication venue
- Microelectronics Reliability
External Links
Snippet
Integrated circuit (IC) reliability is gaining increasing concerns in IC technology with decreasing device size, and the impact of interconnect failure mechanisms on IC failure rate increases significantly with decreasing interconnect dimension and increasing number of …
- 238000005516 engineering process 0 abstract description 8
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Huang et al. | Physics-based electromigration assessment for power grid networks | |
Chen et al. | Analytical modeling and characterization of electromigration effects for multibranch interconnect trees | |
Lienig | Electromigration and its impact on physical design in future technologies | |
Sukharev et al. | Postvoiding stress evolution in confined metal lines | |
Sun et al. | EMSpice: Physics-based electromigration check using coupled electronic and stress simulation | |
Zhao et al. | Transient modeling of TSV-wire electromigration and lifetime analysis of power distribution network for 3D ICs | |
Sukharev et al. | Electromigration check: Where the design and reliability methodologies meet | |
Ahn et al. | A predictive model for IC self-heating based on effective medium and image charge theories and its implications for interconnect and transistor reliability | |
Chen et al. | A fast semi-analytic approach for combined electromigration and thermomigration analysis for general multisegment interconnects | |
Abbasinasab et al. | RAIN: a tool for reliability assessment of interconnect networks---physics to software | |
US20090164183A1 (en) | Methodology for Thermal Modeling of On-Chip Interconnects Based on Electromagnetic Simulation Tools | |
Chen et al. | System-level modeling and microprocessor reliability analysis for backend wearout mechanisms | |
Li et al. | T-VEMA: A temperature-and variation-aware electromigration power grid analysis tool | |
Huang et al. | Electromigration assessment for power grid networks considering temperature and thermal stress effects | |
He et al. | Circuit level interconnect reliability study using 3D circuit model | |
Kteyan et al. | Physics-based simulation of stress-induced and electromigration-induced voiding and their interactions in on-chip interconnects | |
Banerjee et al. | Coupled analysis of electromigration reliability and performance in ULSI signal nets | |
He et al. | Electromigration reliability of interconnections in RF low noise amplifier circuit | |
Alam et al. | Circuit level reliability analysis of Cu interconnects | |
Abbasinasab et al. | Blech effect in interconnects: Applications and design guidelines | |
Alam et al. | Reliability computer-aided design tool for full-chip electromigration analysis and comparison with different interconnect metallizations | |
Mishra et al. | Circuit delay variability due to wire resistance evolution under AC electromigration | |
Tao | SpringerBriefs in applied Sciences and technology | |
Bashir et al. | Towards a chip level reliability simulator for copper/low-k backend processes | |
Weide-Zaage | Exemplified calculation of stress migration in a 90nm node via structure |