Fu et al., 2006 - Google Patents
Dislocation reduction in GaN grown on porous TiN networks by metal-organic vapor-phase epitaxyFu et al., 2006
View PDF- Document ID
- 7122032705279998949
- Author
- Fu Y
- Yun F
- Moon Y
- Özgür Ã
- Xie J
- Ni X
- Biyikli N
- Morkoc H
- Zhou L
- Smith D
- Inoki C
- Kuan T
- Publication year
- Publication venue
- Journal of applied physics
External Links
Snippet
We report on the effectiveness of porous TiN nanonetworks on the reduction of threading dislocations (TDs) in GaN grown by metal-organic vapor-phase epitaxy (MOVPE). The porous TiN networks were formed by in situ annealing of thin-deposited Ti films deposited ex …
- 229910002601 GaN 0 title abstract description 133
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20Â -Â H01L21/26
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL-GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Imer et al. | Improved quality (112 0) a-plane GaN with sidewall lateral epitaxial overgrowth | |
Chakraborty et al. | Defect reduction in nonpolar a-plane GaN films using in situ SiNx nanomask | |
US7462893B2 (en) | Method of fabricating GaN | |
KR20090018106A (en) | In-situ defect reduction techniques for nonpolar and semipolar (al, ga, in)n | |
Fu et al. | Effectiveness of TiN porous templates on the reduction of threading dislocations in GaN overgrowth by organometallic vapor-phase epitaxy | |
JP2008542183A (en) | Nonpolar and semipolar group III nitride defect reduction method and apparatus by selective lateral epitaxial growth (SLEO) method using sidewalls | |
Hartono et al. | Reduction of threading dislocation density in GaN grown on strain relaxed nanoporous GaN template | |
US6306675B1 (en) | Method for forming a low-defect epitaxial layer in the fabrication of semiconductor devices | |
Pasayat et al. | Method of growing elastically relaxed crack-free AlGaN on GaN as substrates for ultra-wide bandgap devices using porous GaN | |
Zang et al. | Nanoheteroepitaxial lateral overgrowth of GaN on nanoporous Si (111) | |
Monavarian et al. | Improvement of optical quality of semipolar (112¯ 2) GaN on m-plane sapphire by in-situ epitaxial lateral overgrowth | |
Fu et al. | Dislocation reduction in GaN grown on porous TiN networks by metal-organic vapor-phase epitaxy | |
Wurm et al. | Demonstration of device-quality 60% relaxed In0. 2Ga0. 8N on porous GaN pseudo-substrates grown by PAMBE | |
Suski et al. | Substrate misorientation induced strong increase in the hole concentration in Mg doped GaN grown by metalorganic vapor phase epitaxy | |
KR100571225B1 (en) | Method for growing nitride compound semiconductor | |
Piquette et al. | Morphology, polarity, and lateral molecular beam epitaxy growth of GaN on sapphire | |
Meier et al. | Selective area growth of cubic gallium nitride on silicon (001) and 3C-silicon carbide (001) | |
Kim et al. | Low extended defect density nonpolar m-plane GaN by sidewall lateral epitaxial overgrowth | |
Xie et al. | Defect reduction in GaN epilayers grown by metal-organic chemical vapor deposition with in situ SiNx nanonetwork | |
Lee et al. | Growth of semi-insulating GaN layer by controlling size of nucleation sites for SAW device applications | |
Rocco et al. | Impurity incorporation and diffusion from regrowth interfaces in N-polar GaN photocathodes and the impact on quantum efficiency | |
Zang et al. | Defect reduction by periodic SiNx interlayers in gallium nitride grown on Si (111) | |
Moszak et al. | Verification of threading dislocations density estimation methods suitable for efficient structural characterization of AlxGa1− xN/GaN heterostructures grown by MOVPE | |
Novák et al. | Temperature effect on Al predose and AlN nucleation affecting the buffer layer performance for the GaN-on-Si based high-voltage devices | |
Dasgupta et al. | Growth and characterization of N-polar GaN films on Si (111) by plasma assisted molecular beam epitaxy |