Nothing Special   »   [go: up one dir, main page]

Banik et al., 2019 - Google Patents

Application-dependent testing of FPGA interconnect network

Banik et al., 2019

Document ID
6663405792129705837
Author
Banik S
Roy S
Sen B
Publication year
Publication venue
IEEE transactions on very large scale integration (VLSI) systems

External Links

Snippet

The extensive application of field-programmable gate array (FPGA) devices in industrial environments makes FPGA testing a significant area of exploration. The application- dependent testing approach ensures better manufacturing yield compared to the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Cheng et al. Fault emulation: A new methodology for fault grading
US6460172B1 (en) Microprocessor based mixed signal field programmable integrated device and prototyping methodology
Antoni et al. Using run-time reconfiguration for fault injection applications
US5581738A (en) Method and apparatus for back-annotating timing constraints into simulation models of field programmable gate arrays
US6530071B1 (en) Method and apparatus for tolerating defects in a programmable logic device using runtime parameterizable cores
Hwang et al. Sequential circuit fault simulation using logic emulation
US20050267730A1 (en) Dynamic programming of trigger conditions in hardware emulation systems
US20080127009A1 (en) Method, system and computer program for automated hardware design debugging
JPH0773066A (en) Method and apparatus for constitution of memory circuit
US6922665B1 (en) Method and system for device-level simulation of a circuit design for a programmable logic device
Banik et al. Application-dependent testing of FPGA interconnect network
Tahoori High resolution application specific fault diagnosis of FPGAs
Kumar et al. A novel heuristic method for application-dependent testing of a SRAM-based FPGA interconnect
Bernardeschi et al. ASSESS: A simulator of soft errors in the configuration memory of SRAM-based FPGAs
Rebaudengo et al. Simulation-based analysis of SEU effects on SRAM-based FPGAs
Bhatia et al. Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits
Almurib et al. Scalable application-dependent diagnosisof interconnects of SRAM-based FPGAs
Bhattacharya et al. Hierarchical Modeling for VLSI Circuit Testing
US20230005562A1 (en) Scan chain compression for testing memory of a system on a chip
US7031889B1 (en) Method and apparatus for evaluating the design quality of network nodes
Kafka et al. FPGA-based fault simulator
Banik et al. Test configuration generation for different FPGA architectures for application independent testing
Lala et al. Self-checking logic design for FPGA implementation
Banik et al. An integrated framework for application independent testing of fpga interconnect
Banik et al. Application dependent testing of FPGA interconnect using satisfiability modulo theory