Nothing Special   »   [go: up one dir, main page]

Banik et al., 2018 - Google Patents

Application dependent testing of FPGA interconnect using satisfiability modulo theory

Banik et al., 2018

Document ID
4084518661082095942
Author
Banik S
Roy S
Publication year
Publication venue
2018 3rd International Conference for Convergence in Technology (I2CT)

External Links

Snippet

This paper presents an application dependent testing technique to generate test configurations for SRAM-based FPGA interconnects using Satisfiability Modulo Theory (SMT). The logic block configurations have been configured for generating test patterns for …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Similar Documents

Publication Publication Date Title
Huang et al. Testing configurable LUT-based FPGA's
US6526559B2 (en) Method for creating circuit redundancy in programmable logic devices
US4225957A (en) Testing macros embedded in LSI chips
Inoue et al. Universal fault diagnosis for lookup table FPGAs
Stroud et al. Evaluation of FPGA resources for built-in self-test of programmable logic blocks
Stroud et al. Using ILA testing for BIST in FPGAs
Tahoori Application-dependent testing of FPGAs
Tahoori et al. Application-independent testing of FPGA interconnects
Cong et al. Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping
Kumar et al. A novel heuristic method for application-dependent testing of a SRAM-based FPGA interconnect
Roberts et al. An algorithm for the partitioning of logic circuits
Bhatia et al. Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits
Banik et al. Application-dependent testing of FPGA interconnect network
Banik et al. Application dependent testing of FPGA interconnect using satisfiability modulo theory
Almurib et al. Scalable application-dependent diagnosisof interconnects of SRAM-based FPGAs
Abdelfattah et al. Transparent structural online test for reconfigurable systems
Bolchini et al. Designing self-checking FPGAs through error detection codes
Venishetti et al. Hierarchical built-in self-testing and fpga based healing methodology for system-on-a-chip
Doumar et al. Design of an automatic testing for FPGAs
Banik et al. Test configuration generation for different FPGA architectures for application independent testing
McCracken et al. FPGA test time reduction through a novel interconnect testing scheme
Jacob et al. Multiple fault detection in two-level multi-output circuits
Imran et al. A self-configuring TMR scheme utilizing discrepancy resolution
Sun et al. Design and implementation of a parity-based BIST scheme for FPGA global interconnects
Das et al. Detection of single stuck-at and bridging faults in cluster-based FPGA Architectures