Nothing Special   »   [go: up one dir, main page]

Moreira et al., 2020 - Google Patents

Chronos Link: A QDI Interconnect for Modern SoCs

Moreira et al., 2020

Document ID
5031412985258086006
Author
Moreira M
Giaconi S
Publication year
Publication venue
2020 26th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)

External Links

Snippet

In the last decade, SoC designs saw dramatic changes in their specifications. While the main drives kept being increasing performance for lower area and power, the design challenges shifted towards moving data across the die. This is due to different factors …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US10027433B2 (en) Multiple clock domains in NoC
Stergiou et al. /spl times/pipes Lite: a synthesis oriented design library for networks on chips
US8798038B2 (en) Efficient header generation in packetized protocols for flexible system on chip architectures
US8514889B2 (en) Use of common data format to facilitate link width conversion in a router with flexible link widths
Achballah et al. A survey of network-on-chip tools
Yakovlev et al. Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools
Bjerregaard et al. An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip
US20150026494A1 (en) Intelligent mesochronous synchronizer
US20190266088A1 (en) Backbone network-on-chip (noc) for field-programmable gate array (fpga)
EP1506503A2 (en) Method and apparatus for optimizing distributed multiplexed bus interconnects
US11750195B2 (en) Compute dataflow architecture
Chen et al. Design challenges of intra-and inter-chiplet interconnection
Sharma et al. Analysis of UART Communication Protocol
US9910454B2 (en) Synchronizer with a timing closure enhancement
Moreira et al. Chronos Link: A QDI Interconnect for Modern SoCs
Chouchene et al. A low power network interface for network on chip
Mahesh et al. Verification of memory transactions in AXI protocol using system verilog approach
Gibiluka et al. BAT-Hermes: a transition-signaling bundled-data NoC router
Das et al. Sas: Source asynchronous signaling protocol for asynchronous handshake communication free from wire delay overhead
Swaminathan et al. Design and verification of an efficient WISHBONE-based network interface for network on chip
CN114970409A (en) Integrated circuit based on multi-die interconnection
US11243856B1 (en) Framing protocol supporting low-latency serial interface in an emulation system
KR100686182B1 (en) Ip core scan test controlling apparatus within network-on-chip
Romashikhin et al. Hardware-software complex for prototyping NoCs using a few FPGA chips
Weber et al. Exploring asynchronous end-to-end communication through a synchronous NoC