Nothing Special   »   [go: up one dir, main page]

Swaminathan et al., 2014 - Google Patents

Design and verification of an efficient WISHBONE-based network interface for network on chip

Swaminathan et al., 2014

Document ID
11135413153241921856
Author
Swaminathan K
Lakshminarayanan G
Ko S
Publication year
Publication venue
Computers & Electrical Engineering

External Links

Snippet

In this paper, a generic asynchronous First In First Out (FIFO) based WISHBONE compatible plug and play Network Interface (NI) for Network on Chip (NoC) is designed and verified. Four different types of encoded asynchronous FIFOs namely binary, Gray, one-hot and …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip

Similar Documents

Publication Publication Date Title
Yakovlev et al. Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools
Tatas et al. Designing 2D and 3D network-on-chip architectures
Hoskote et al. A TCP Offload Accelerator for 10 Gb/s Ethernet in 90-nm CMOS
Gebhardt et al. Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs
Thonnart et al. Design and implementation of a GALS adapter for ANoC based architectures
Swaminathan et al. High speed generic network interface for network on chip using ping pong buffers
Tu et al. Low-power timing closure methodology for ultra-low voltage designs
Swaminathan et al. Design and verification of an efficient WISHBONE-based network interface for network on chip
Srivastav et al. Design and benchmarking of an ASIC with five SHA-3 finalist candidates
Gebhardt et al. Comparing energy and latency of asynchronous and synchronous NoCs for embedded SoCs
Nguyen et al. A novel asynchronous first-in-first-out adapting to multi-synchronous network-on-chips
Russell et al. Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC
Fattah et al. A high throughput low power FIFO used for GALS NoC buffers
Rahmani et al. Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip
Suvorova An approach to dynamic reconfigurable transport protocol controller unit development
Jun et al. Exploiting implementation diversity and partial connection of routers in application-specific network-on-chip topology synthesis
Dhanuskodi et al. Energy optimization of unrolled block ciphers using combinational checkpointing
Cadenas et al. A clocking technique for FPGA pipelined designs
Adl et al. A high performance dual clock elastic FIFO network interface for GALS NoC
Gupta et al. FPGA based single cycle, reconfigurable router for NoC applications
Rodolfo et al. Quasi Delay Insensitive FIFOs: Design Choices Exploration and Comparison
Swaminathan et al. High speed low power ping pong buffering based network interface for network on chip
Onizawa et al. Accurate asynchronous network-on-chip simulation based on a delay-aware model
Nguyen et al. Design of a low latency network interface using dual buffer for network on chip
Fairouz et al. Comparing leakage reduction techniques for an asynchronous network-on-chip router