Minimalist RISC-V with a five-stage pipeline. It serves as a platform for understanding processor design principles.
-
Updated
Mar 15, 2024 - Verilog
Minimalist RISC-V with a five-stage pipeline. It serves as a platform for understanding processor design principles.
Add a description, image, and links to the risc-v-architecture topic page so that developers can more easily learn about it.
To associate your repository with the risc-v-architecture topic, visit your repo's landing page and select "manage topics."