Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing
Authors: 
Ingrid Verbauwhede, Patrick Schaumont, Christian Piguet, Bart KienhuisAuthors Info & Claims
Page 20988
Abstract
Energy efficient embedded systems consist of a heterogeneous collection of very specific building blocks, connected together by a complex network of many dedicated busses and interconnect options. The trend to merge multiple functions into one device makes the design and integration of these "systems-on-chip" (SOC's) even more problematic. Yet, specifications and applications are never fixed and require the embedded units to be programmable.The topic of this paper is to give the designer architectures and design techniques to find the right balance between energy efficiency and flexibility. The key is to include programmability (or reconfiguration) at the right level of abstraction and tuned to the application domain. The challenge is to provide an exploration and programming environment for this heterogeneous architecture platform.
References
[1]
{1} D. Ching, P. Schaumont, I. Verbauwhede, "Integrated Modeling and Generation of a Reconfigurable Network-On-Chip," UCLA IV group Technical Report, September 2003.
[2]
{2} W. Dally, B. Towles, "Route Packets, not wires: on-chip interconnection networks," Proc. DAC 2001.
[3]
{3} R. David et al. "Low-Power Reconfigurable Processors", Chapter 20 in "Low Power Electronics Design", edited by C. Piguet, CRC Press, will be published in April 2004.
[4]
{4} GEZEL kernel, http://www.ee.ucla.edu/~schaum/gezel
[5]
{5} B. Kienhuis, et al. "A Methodology to Design Programmable Embedded Systems", LNCS, Vol. 2268, Nov. 2001.
[6]
{6} J. Kim, et al., "A 2-Gb/s/pin Source Synchronous CDMA Bus Interface with simultaneous Multi-Chip Access and Reconfigurable I/O capability", CICC, Sept. 2003.
[7]
{7} MPICH - A portable implementation of MPI, http://www-unix.mcs.anl.gov/mpi/mpich/
[8]
{8} P. Mosch et al. "A 720 µW 50 MOPS 1V. DSP for a Hearing Aid Chip Set", Proc. ISSCC, pp. 238-239, Feb. 2000.
[9]
{9} zg n Paker et al. "A heterogeneous multi-core platform for low power signal processing in systems-on-chip", ESSCIRC 2002.
[10]
{10} W. Qin, S. Malik, "Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation," Proceedings of DATE 2003, Mar, 2003, pp. 556-561.
[11]
{11} F. Rampogna et al. "Magic, a Low-Power, re-configurable DSP", Chapter 21 in "Low Power Electronics Design", ed. C. Piguet, CRC Press, published in April 2004.
[12]
{12} P. Schaumont, I. Verbauwhede, M. Sarrafzadeh, K. Keutzer, "A quick safari through the reconfiguration jungle," Proceedings DAC 2001, pg. 172-177, June 2001.
[13]
{13} T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, E. Deprettere, "System Design using Kahn Process Networks: The Compaan/Laura Approach", DATE 2004, Feb. 2004, Paris, France.
[14]
{14} T. Stefanov, B. Kienhuis, E. Deprettere, "Algorithmic Transformation Techniques for Efficient Exploration of Alternative Application Instances", Proc. CODES'2002, Colorado, May 2002.
[15]
{15} I. Verbauwhede, J. M. Rabaey. "Synthesis of Real-Time Systems: Solutions and challenges" Journal of VLSI Signal Processing, Vol. 9, No. 1/2, Jan. 1995, pp. 67-88.
[16]
{16} I. Verbauwhede, M. C. F. Chang, "Reconfigurable Interconnect for next generation systems", Proc. SLIP, pp. 71-74, April 2002.
[17]
{17} Xilinx: Virtex-II-Pro Platform FPGAs: Introduction and Overview and Functional Description, Aug. 2003, Oct. 2003, www.xilinx.com/bvdocs/publications/ds083-1.pdf, ds083-2.pdf.
[18]
{18} H. Zhang, et al., "A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications," IEEE Journal on Solid State Circuits, November 2000.
[19]
{19} C. Zissulescu, et al., "Laura: Leiden Architecture Research and Exploration Tool", Proc. FPL 2003.
Index Terms
- Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Energy efficient processing of motion estimation for embedded multimedia systems
Visual sensor networks require low power compression techniques of large amount of video data in each camera node due to the energy-constrained and bandwidth-limited environments. In this paper, energy-efficient architecture for Variable Block Size ...
Rapid Prototyping of Flexible Embedded Systems on Multi-DSP Architectures
DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1The functionality of a typical embedded system is specified once at design time and cannot be altered later during the whole mission period. There are, however, a number of important application domains that ask for both flexibility and availability. In ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
February 2004
606 pages
ISBN:0769520855
Copyright © Copyright (c) 2004 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Sponsors
Publisher
IEEE Computer Society
United States
Publication History
Published: 16 February 2004
Check for updates
Qualifiers
- Article
Conference
DATE04
Sponsor:
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 206Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 21 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in