Article

Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency

Authors:

Saurabh Chheda,

Csaba Andras MoritzAuthors Info & Claims

ASPLOS X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems

Pages 133 - 143

https://doi.org/10.1145/605397.605412

Published: 01 October 2002 Publication History

Abstract

This paper presents Cool-Mem, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general purpose architectures. It combines statically speculative cache access modes, a dynamic CAM based Tag-Cache used as backup for statically mispredicted accesses, various conventional multi-level associative cache organizations, embedded protection checking along all cache access mechanisms, as well as architectural organizations to reduce the power consumed by address translation in virtual memory. Because it is based on speculative static information, the approach removes the burden of provable correctness in compiler analysis passes that extract static information. This makes Cool-Mem applicable for large and complex applications, without having any limitations due to complexity issues in the compiler passes or the presence of precompiled static libraries. Based on extensive evaluation, for both SPEC2000 and Mediabench applications, 12% to 20% total energy savings are obtained in the processor, with performance ranging from 1.2% degradation to 8% improvement, for the applications studied.

References

[1]

D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA '00), June 2000.]]

Digital Library

[2]

D. C. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-1997-1342, 1997.]]

Digital Library

[3]

J. S. Chase, H. M. Levy, E. D. Lazowska, and M. Baker-Harvey. Lightweight Shared Objects in a 64-bit Operating System. Technical Report 92-03-09, University of Washington, March 1992.]]

Digital Library

[4]

J. B. Chen, A. Borg, and N. P. Jouppi. A Simulation-based Study of TLB Performance. In Proceedings of the 19th International Symposium on Computer Architecture (ISCA '92), May 1992.]]

Digital Library

[5]

R. Cheng. Virtual Address Cache in Unix. In Proceedings of the 1987 Summer Usenix Conference, pages 217-224, 1987.]]

[6]

C. Corporation. Alpha 21164 Microprocessor: Hardware Reference Manual. Digital Semiconductor, April 1995.]]

[7]

J. Cortadella and J. M. Llaberia. Evaluation of A+B=T condition without carry propogation. IEEE Transactions on Computers, November 1992.]]

Digital Library

[8]

J. R. Goodman. Coherency for Multiprocessor Virtual Address Caches. In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '87), October 1987.]]

[9]

M. K. Gowan, L. L. Biro, and D. B. Jackson. Power Considerations in the Design of the Alpha 21264 Microprocessor. In Proceedings of the 35th Design Automation Conference (DAC '98), 1998.]]

Digital Library

[10]

M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas. L1 Data Cache Decomposition for Energy Efficiency. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISPLED '01), August 2001.]]

Digital Library

[11]

K. Inoue, T. Ishihara, and K. Murakami. Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption. In Proceedings of the International Symposium on Low-Power Electronic Design (ISPLED '99), August 1999.]]

Digital Library

[12]

A. Iyer and D. Marculescu. Power Aware Microarchitecture Resource Scaling. In Proceedings of the IEEE Design, Automation and Test in Europe (DATE), March 2001.]]

Digital Library

[13]

B. L. Jacob and T. N. Mudge. Software-Managed Address Translation. In Proceedings of the 3rd International Symposium on High Performance Computer Architecture (HPCA '97), February 1997.]]

Digital Library

[14]

B. L. Jacob and T. N. Mudge. Uniprocessor Virtual Memory without TLBs. In IEEE Transactions on Computers. IEEE Press, May 2001.]]

Digital Library

[15]

T. Juan, T. Lang, and J. J. Navarro. Reducing TLB power Requirements. In Proceedings of the International Symposium on Low Power Electronics and Design (ISPLED '97), August 1997.]]

Digital Library

[16]

J. Kin, M. Gupta, and W. M. Smith. The Filter Cache: An Energy Efficient Memory structure. In Proceedings of the 30th Annual Symposium on Microarchitecture (MICRO '97). IEEE Press, December 1997.]]

Digital Library

[17]

C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. In Proceedings of the 30th Annual Symposium on Microarchitecture (MICRO '97). IEEE Press, 1997.]]

Digital Library

[18]

A. Ma, M. Zhang, and K. Asanovic. Way Memoization to Reduce Fetch Energy in Instruction Caches. In Workshop on Complexity Effective Design, 28th International Symposium on Computer Architecture (ISCA '01), July 2001.]]

[19]

J. Montanaro. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. In Digital Technical Journal, vol. 9, Digital Equipment Corporation, 1997.]]

Digital Library

[20]

C. A. Moritz, M. Frank, and S. Amarasinghe. FlexCache: A Framework for Compiler Generated Data Caching. In Lecture Notes in Computer Science. Springer Verlag, 2001.]]

Digital Library

[21]

C. A. Moritz, M. Frank, W. Lee, and S. Amarasinghe. Hot Pages: Software Caching for Raw Microprocessors. In MIT-LCS Technical Memo LCS-TM-599, Aug 1999.]]

[22]

D. A. Patterson and J. L. Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, CA, 1990.]]

Digital Library

[23]

M. D. Powell, A. Agarwal, T. N. Vijaykumar, B. Falsafi, and K. Roy. Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping. In 34th Annual Symposium on Microarchitecture (MICRO '01). IEEE Press, December 2001 (To Appear).]]

Digital Library

[24]

G. Reinman and N. Jouppi. An Integrated Cache Timing and Power Model. Compaq WRL Report, 1999.]]

[25]

S. Sair and M. Charney. Memory Behaviour of the SPEC2000 Benchmark Suite. IBM T. J. Watson Research Center Technical Report, 2000.]]

[26]

A. J. Smith. Cache Memories. In Computing Surveys, 14(3), pages 473-530, September 1982.]]

Digital Library

[27]

The standard performance evaluation corporation. In http://www.spec.org, 2000.]]

[28]

O. S. Unsal, R. Ashok, I. Koren, C. M. Krishna, and C. A. Moritz. Cool-Cache for Hot Multimedia. In 34th Annual Symposium on Microarchitecture (MICRO '01). IEEE Press, December 2001 (To Appear).]]

Digital Library

[29]

W.-H. Wang, J.-L. Baer, and H. M. Levy. Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy. In Proceedings of the 16th International Symposium on Computer Architecture (ISCA '89), June 1989.]]

Digital Library

[30]

E. Witchel, S. Larsen, C. S. Ananian, and K. Asanovic. Direct Addressed Caches for Reduced Power Consumption. In 34th Annual Symposium on Microarchitecture (MICRO '01). IEEE Press, December 2001 (To Appear).]]

Digital Library

[31]

D. A. Wood, S. J. Eggers, G. Gibson, M. D. Hill, J. M. Pendleton, S. A. Ritchie, G. S. Taylor, R. H. Katz, and D. A. Patterson. An In-Cache Address Translation Mechanism. In Proceedings of the 13th International Symposium on Computer Architecture (ISCA '86), January 1986.]]

Digital Library

[32]

M. Zhang and K. Asanovic. Highly-Associative Caches for Low-Power Processors. In Kool Chips Workshop, 33rd Annual Symposium on Microarchitecture (MICRO '00), December 2000.]]

Cited By

Basu AHill MSwift MLu STorrellas J(2012)Reducing memory reference energy with opportunistic virtual cachingProceedings of the 39th Annual International Symposium on Computer Architecture10.5555/2337159.2337194(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.5555/2337159.2337194
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual cachingACM SIGARCH Computer Architecture News10.1145/2366231.233719440:3(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.1145/2366231.2337194
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual caching2012 39th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA.2012.6237026(297-308)Online publication date: Jun-2012
https://doi.org/10.1109/ISCA.2012.6237026
Show More Cited By

Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency
Special Issue: Proceedings of the 10th annual conference on Architectural Support for Programming Languages and Operating Systems

This paper presents Cool-Mem, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general ...
Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency

This paper presents Cool-Mem, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general ...
Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency

This paper presents Cool-Mem, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASPLOS X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems

October 2002

318 pages

ISBN:1581135742

DOI:10.1145/605397

Conference Chair:
Kourosh Gharachorloo
Compaq Western Research Lab
,
Program Chair:
David A. Wood

ACM SIGARCH Computer Architecture News Volume 30, Issue 5
Special Issue: Proceedings of the 10th annual conference on Architectural Support for Programming Languages and Operating Systems
December 2002
296 pages
ISSN:0163-5964
DOI:10.1145/635506
Issue’s Table of Contents
ACM SIGOPS Operating Systems Review Volume 36, Issue 5
December 2002
296 pages
ISSN:0163-5980
DOI:10.1145/635508
Issue’s Table of Contents
ACM SIGPLAN Notices Volume 37, Issue 10
October 2002
296 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/605432
Issue’s Table of Contents

Copyright © 2002 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 October 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPLOS02

Sponsor:

ASPLOS02: Tenth International Conference on Architectural Support for Programming Languages and Operating Systems

October 5 - 9, 2002

California, San Jose

Acceptance Rates

ASPLOS X Paper Acceptance Rate 24 of 175 submissions, 14%;

Overall Acceptance Rate 535 of 2,713 submissions, 20%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
700
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Basu AHill MSwift MLu STorrellas J(2012)Reducing memory reference energy with opportunistic virtual cachingProceedings of the 39th Annual International Symposium on Computer Architecture10.5555/2337159.2337194(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.5555/2337159.2337194
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual cachingACM SIGARCH Computer Architecture News10.1145/2366231.233719440:3(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.1145/2366231.2337194
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual caching2012 39th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA.2012.6237026(297-308)Online publication date: Jun-2012
https://doi.org/10.1109/ISCA.2012.6237026
Park WMoshovos AFalsafi B(2005)RECASTProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.90(609-616)Online publication date: 2-Oct-2005
https://dl.acm.org/doi/10.1109/ICCD.2005.90
Ishihara TFallah F(2005)A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated ProcessorsProceedings of the conference on Design, Automation and Test in Europe - Volume 110.1109/DATE.2005.45(358-363)Online publication date: 7-Mar-2005
https://dl.acm.org/doi/10.1109/DATE.2005.45
Lee HBallapuram CVerbauwhede IRoh H(2003)Energy efficient D-TLB and data cache using semantic-aware multilateral partitioningProceedings of the 2003 international symposium on Low power electronics and design10.1145/871506.871583(306-311)Online publication date: 25-Aug-2003
https://dl.acm.org/doi/10.1145/871506.871583
Guo YChheda SMoritz C(2003)Runtime biased pointer reuse analysis and its application to energy efficiencyProceedings of the Third international conference on Power - Aware Computer Systems10.1007/978-3-540-28641-7_1(1-12)Online publication date: 1-Dec-2003
https://dl.acm.org/doi/10.1007/978-3-540-28641-7_1

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents