Article

Free access

The filter cache: an energy efficient memory structure

Authors:

Johnson Kin,

Munish Gupta,

William H. Mangione-SmithAuthors Info & Claims

MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

Pages 184 - 193

Published: 01 December 1997 Publication History

PDF eReader Publisher Site

Abstract

Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occupy a large portion of the chip area. Not surprisingly, these caches often consume a significant amount of power. In many applications, such as portable devices, low power is more important than performance. We propose to trade performance for power consumption by filtering cache references through an unusually small L1 cache. An L2 cache, which is similar in size and structure to a typical L1 cache, is positioned behind the filter cache and serves to reduce the performance loss. Experimental results across a wide range of embedded applications show that the filter cache results in improved memory system energy efficiency. For example, a direct mapped 256-byte filter cache achieves a 58% power reduction while reducing performance by 21%, corresponding to a 51% reduction in the energy-delay product over conventional design.

References

[1]

D. A. Patterson and I. L. Hennessy, "Large and Fast: Exploiting Memory Hierarchy," in Computer Organization & Design The Hardware/Software Interface: Morgan Kaufmann, 1994.

Digital Library

Google Scholar

[2]

J. Montanaro and e. al., "A 160MHz 32b 0.5W CMOS RISC Microprocessor," Proc. of international Solid-State Circuits Conference, 1996.

Google Scholar

[3]

R. Bechade and e. al., "A 32b 66MHz 1.8W microprocessor," Proc. of International Solid-State Circuits Conference, 1994.

Google Scholar

[4]

R. Gonzalez and M. Horowitz, "Energy Dissipation in General Purpose Microprocessors," IEEE Journal of Solid State Circuits, vol. 31, pp. 1277-1284, 1996.

Crossref

Google Scholar

[5]

M. B. Kamble and K. Ghose, "Energy-Efficiency of VLSI Caches: 'A Comparative Study," Proc. of International Conference on VLSI Design, 1997.

Digital Library

Google Scholar

[6]

M. B. Kamble and K. Ghose, "Analytical Energy Dissipation Models for Low Power Caches," Proc. of International Symposium on Low-Power Electronics and Design, 1997.

Digital Library

Google Scholar

[7]

S.E. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches," DEC WRL, Research Report 93/5, 1994.

Google Scholar

[8]

C. Su and A. Despain, "Cache Design Tradeoffs for Power and Performance Optimization: A Case Study," Proc. of International Symposium on Low Power Design, 1995.

Digital Library

Google Scholar

[9]

U. Ko, P. T. Balsara, and A. K. Nanda, "Energy Optimization of Multi-Level Processor Cache Architectures," Proc. of international Symposium on Low Power Design, 1995.

Digital Library

Google Scholar

[10]

J. Turley, "ARM Grabs Embedded Speed Lead," in Microprocessor Report, vol. 10, 1996.

Google Scholar

[11]

P. P. Chang, S. A. Mahlke, W. Y. Chen, Iq. J. Warter, and W.-m. W. Hwu, "IMPACT: An Architectural Framework for Multiple-Instruction- Issue Processors," Proc. of International Symposium on Computer Architecture, 1991.

Digital Library

Google Scholar

[12]

C. Lee, M. Potkonjak, and W. H. Mangione- Smith, "MediaBench: A Tool for Evaluating Multimedia and Communications Systems," Proc. of Micro 30, 1997.

Digital Library

Google Scholar

Cited By

View all

Ainsworth SJones TMartínez JDuato JEeckhout L(2020)MuonTrapProceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture10.1109/ISCA45697.2020.00022(132-144)Online publication date: 30-May-2020
https://dl.acm.org/doi/10.1109/ISCA45697.2020.00022
Stokes MBaird RJin ZWhalley DOnder S(2018)Decoupling address generation from loads and stores to improve data access energy efficiencyACM SIGPLAN Notices10.1145/3299710.321134053:6(65-75)Online publication date: 19-Jun-2018
https://dl.acm.org/doi/10.1145/3299710.3211340
Stokes MBaird RJin ZWhalley DOnder SZhang ZDubach C(2018)Decoupling address generation from loads and stores to improve data access energy efficiencyProceedings of the 19th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3211332.3211340(65-75)Online publication date: 19-Jun-2018
https://dl.acm.org/doi/10.1145/3211332.3211340
Show More Cited By

Index Terms

The filter cache: an energy efficient memory structure

Recommendations

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and design

Chip multiprocessors (CMPs) emerge as a dominant architectural alternative in high-end embedded systems. Since off-chip accesses require a long latency and consume a large amount of power, CMPs are typically based on multiple levels of on-chip cache ...
Data filter cache with word selection cache for low power embedded processor
RACS '13: Proceedings of the 2013 Research in Adaptive and Convergent Systems

Filter cache was proposed to reduce power consumption. The proposers inserted a small and fast cache, which is called Filter Cache, between core and L1 cache. Filter cache reduced the number of accesses to L1 cache and a significant power savings is ...
Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits
MICRO-44: Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture

L2 cache memories are being adopted in the embedded systems for high performance, which, however, increases energy consumption due to their large sizes. We propose a low-energy low-area L2 cache architecture, which performs as well as the conventional ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

December 1997

369 pages

ISBN:0818679778

Chairmen:
Mark Smotherman
Clemson Univ., Clemson, SC
,
Tom Conte
North Carolina State Univ., Raleigh

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 December 1997

Check for updates

Author Tags

Qualifiers

Article

Conference

MICRO97

Sponsor:

SIGMICRO
IEEE-CS\TCMM

MICRO97: 30th Annual International Symposium on Microarchitecture

December 1 - 3, 1997

North Carolina, Research Triangle Park, USA

Acceptance Rates

MICRO 30 Paper Acceptance Rate 35 of 103 submissions, 34%;

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Upcoming Conference

MICRO '24

Sponsor:
sigmicro

57th Annual IEEE/ACM International Symposium on Microarchitecture

November 2 - 6, 2024

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

191
Total Citations
View Citations
1,323
Total Downloads

Downloads (Last 12 months)52
Downloads (Last 6 weeks)9

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ainsworth SJones TMartínez JDuato JEeckhout L(2020)MuonTrapProceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture10.1109/ISCA45697.2020.00022(132-144)Online publication date: 30-May-2020
https://dl.acm.org/doi/10.1109/ISCA45697.2020.00022
Stokes MBaird RJin ZWhalley DOnder S(2018)Decoupling address generation from loads and stores to improve data access energy efficiencyACM SIGPLAN Notices10.1145/3299710.321134053:6(65-75)Online publication date: 19-Jun-2018
https://dl.acm.org/doi/10.1145/3299710.3211340
Stokes MBaird RJin ZWhalley DOnder SZhang ZDubach C(2018)Decoupling address generation from loads and stores to improve data access energy efficiencyProceedings of the 19th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3211332.3211340(65-75)Online publication date: 19-Jun-2018
https://dl.acm.org/doi/10.1145/3211332.3211340
Gopireddy BSkarlatos DZhu WTorrellas J(2018)HetCoreProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00072(802-815)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00072
Zhu YReddi V(2017)Optimizing General-Purpose CPUs for Energy-Efficient Mobile Web ComputingACM Transactions on Computer Systems10.1145/304102435:1(1-31)Online publication date: 20-Mar-2017
https://dl.acm.org/doi/10.1145/3041024
Sanchez CGavin PMoreau DSjälander MWhalley DLarsson-Edefors PMcKee S(2016)Redesigning a tagless access buffer to require minimal ISA changesProceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.1145/2968455.2968504(1-10)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1145/2968455.2968504
Mittal S(2015)A Survey of Architectural Techniques for Near-Threshold ComputingACM Journal on Emerging Technologies in Computing Systems10.1145/282151012:4(1-26)Online publication date: 28-Dec-2015
https://dl.acm.org/doi/10.1145/2821510
Bardizbanyan ASjälander MWhalley DLarsson-Edefors P(2015)Improving Data Access Efficiency by Using Context-Aware Loads and StoresACM SIGPLAN Notices10.1145/2808704.275496050:5(1-10)Online publication date: 4-Jun-2015
https://dl.acm.org/doi/10.1145/2808704.2754960
Bardizbanyan ASjälander MWhalley DLarsson-Edefors PNoh SFischmeister SXue J(2015)Improving Data Access Efficiency by Using Context-Aware Loads and StoresProceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM10.1145/2670529.2754960(1-10)Online publication date: 4-Jun-2015
https://dl.acm.org/doi/10.1145/2670529.2754960
Olorode ONourani M(2015)Improving Performance in Sub-Block Caches with Optimized Replacement PoliciesACM Journal on Emerging Technologies in Computing Systems10.1145/266812711:4(1-22)Online publication date: 27-Apr-2015
https://dl.acm.org/doi/10.1145/2668127
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches

Data filter cache with word selection cache for low power embedded processor

Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits