Article

Free access

High-level synthesis for testability: a survey and perspective

Authors:

Kenneth D. Wagner,

Sujit DeyAuthors Info & Claims

DAC '96: Proceedings of the 33rd annual Design Automation Conference

Pages 131 - 136

https://doi.org/10.1145/240518.240543

Published: 01 June 1996 Publication History

PDF eReader

References

[1]

M.S. Abadir and M.A. Breuer, "A Knowledge Based System for Designing Testable VLSI Chips," IEEE Design & Test of Computers, 2(4):56- 68, August 1985.]]

Digital Library

Google Scholar

[2]

J.R. Armstrong, "Hierarchical Test Generation: Where We Are, And Where We Should Be Going," Proc. EURO-DAC, pp. 434-439, 1993.]]

Google Scholar

[3]

L. Avra, "Allocation and Assignment in High-Level Synthesis for Self- Testable Data Paths," Proc. International Test Conference, pp. 463- 472, 1991.]]

Digital Library

Google Scholar

[4]

L.Avra and E.J. McCluskey, "Synthesizing for Scan Dependence in Built-In Self-Testable Designs," Proc. International Test Conf., pp. 734 - 743, 1993.]]

Digital Library

Google Scholar

[5]

R.G. Bennetts, Guest editor, "Metamorphosis in Design: Test Synthesis," IEEE Design & Test of Computers, Vol. 12, No. 2, Summer 1995.]]

Google Scholar

[6]

R.G. Bennetts and K.D. Wagner, "Test Synthesis: Towards Higher Levels of Abstraction, Proc. Electronic Design Automation & Test Conference, Asia, 1995.]]

Google Scholar

[7]

S. Bhatia and N. K. Jha, "Genesis: A Behavioral Synthesis System for Hierarchical Testability," Proc. European Design and Test Conference, 1994.]]

Crossref

Google Scholar

[8]

S. Bhattacharya, F. Brglez, and S. Dey, "Transformations and Resynthesis for Testability of RTL Control-Data Path Specifications," IEEE Transactions on VLSI Systems, 1 (3):304-318, Sept. 1993.]]

Digital Library

Google Scholar

[9]

C.-H. Chen, T. Karnik, and D.G. Saab, "Structural and Behavioral Synthesis for Testability Techniques," IEEE Transactions on Computer- Aided Design, 13(6):777-785, June 1994.]]

Digital Library

Google Scholar

[10]

K.T. Cheng and V.D. Agrawal, "A Partial Scan Method for Sequential Circuits with Feedback," IEEE Transactions on Computers, 39(4):544 - 548, April 1990.]]

Digital Library

Google Scholar

[11]

V. Chickermane, J.Lee, and J.H. Patel, "Addressing Design for Testability at the Architectural Level," IEEE Transactions on Computer- Aided Design, 13(7):920-934, July 1994.]]

Digital Library

Google Scholar

[12]

G. De Micheli, "Synthesis and Optimization of Digital Circuits," New York, McGraw-Hill, Inc., 1994.]]

Digital Library

Google Scholar

[13]

S. Devadas, A. Ghosh and K. Keutzer, "Logic Synthesis," New York: McGraw-Hill, Inc., 1994.]]

Digital Library

Google Scholar

[14]

S. Dey, V. Gangaram, and M. Potkonjak, "A Controller-Based Designfor-Testability Technique for Controller-Data Path Circuits," Proc. Int' 1 Conference on Computer-Aided Design, pp. 534 - 540, 1995.]]

Digital Library

Google Scholar

[15]

S. Dey and M. Potkonjak, "Non-Scan Design-for-Testability of RTL Data Paths,"Proc. Int'l Conference on Computer-Aided Design, pp. 640 - 645, 1994.]]

Digital Library

Google Scholar

[16]

S. Dey and M. Potkonjak, "Transforming Behavioral Specifications to Facilitate Synthesis of Testable Designs," Proc. Int' 1 Test Conf., pp. 184-193, 1994.]]

Digital Library

Google Scholar

[17]

D.D. Gajski and L. Ramachandran, "Introduction to High-Level Synthesis," IEEE Design & Test of Computers, Vol. 11, No.4, Winter 1994.]]

Digital Library

Google Scholar

[18]

X. Gu, K. Kuchcinski, and Z. Peng, "Testability Analysis and Improvement from VHDL Behavioral Specifications, Proc. EURO-DAC, 1994.]]

Digital Library

Google Scholar

[19]

H. Harmanani and C.A. Papachristou, "An Improved Method for RTL Synthesis with Testability Tradeoffs," Proc. Int' l Conf. on Computer- Aided Design, pp. 30-35, 1993.]]

Digital Library

Google Scholar

[20]

I.G. Harris and A. Orailoglu, "Microarchitectural Synthesis of VLSI Designs with High Test Concurrency," Proc. Design Automation Conf., pp. 206-211, 1994.]]

Digital Library

Google Scholar

[21]

B. Konemann, J. Mucha, and G. Zwiehoff, "Built-In Logic Block Observation Techniques," Proc. Int' 1 Test Conference, pp. 37-41, 1979.]]

Google Scholar

[22]

D.H. Lee and S.M. Reddy, "On Determining Scan Flip-Flops in Partial-Scan Designs," Proc. Int' 1 Conference on Computer-Aided Design, pp. 322-325, 1990.]]

Google Scholar

[23]

J. Lee and J.H. Patel, "Architectural Level Test Generation for Microprocessors," IEEE Trans. on Computer-Aided Design, 13(10): 1288- 1300, Oct. 1994.]]

Digital Library

Google Scholar

[24]

T.-C. Lee, N.K. Jha and W.H. Wolf, "Behavioral Synthesis of Highly Testable Data Paths under Non-Scan and Partial Scan Environments," Proc. Design Automation Conf., 1993.]]

Digital Library

Google Scholar

[25]

T.-C. Lee, W.H. Wolf, N.K. Jha and J.M. Acken, "Behavioral Synthesis for Easy Testability in Data Path Allocation," Proc. Int'l Conf. Computer Design, 1992.]]

Digital Library

Google Scholar

[26]

T.-C. Lee, W.H. Wolf, and N.K. Jha, "Behavioral Synthesis for Easy Testability in Data Path Scheduling," Proc. Int'l Conf. on Computer- Aided Design, pp. 616-619, 1992.]]

Digital Library

Google Scholar

[27]

A. Majumdar, R. Jain, and K. Saluja, "Incorporating Testability Considerations in High-Level Synthesis, J. Electronic Testing: Theory & Applications, pp. 43-55, Feb. 1994.]]

Digital Library

Google Scholar

[28]

N. Mukherjee, M. Kassab, J. Rajski, and J. Tsyzer, "Arithmetic Built- In Self Test for High-Level Synthesis," Proc. 13th IEEE VLSI Test Symp., 1995.]]

Digital Library

Google Scholar

[29]

B.T. Murray and J.E Hayes, "Hierarchical Test Generation Using Precomputed Tests for Modules," Proc. Int'l Test Conf., pp. 221-229, 1988.]]

Google Scholar

[30]

C. Papachristou and J. Carletta, "Test Synthesis in the Behavioral Domain," Proc. Int' l Test Conf., pp. 693-702, 1995.]]

Digital Library

Google Scholar

[31]

C.A. Papachristou, S. Chiu, and H. Harmanani, "A Data Path Synthesis Method for Self-Testable Designs," Proc. Design Automation Conf., pp. 378-384, 1991.]]

Digital Library

Google Scholar

[32]

I. Parulkar, S. Gupta, and M.A. Breuer, "Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead," Proc. Design Automation Conf., pp. 395-401, 1995.]]

Digital Library

Google Scholar

[33]

M. Potkonjak, S. Dey, and R. Roy, "Behavioral Synthesis of Area-Efficient Testable Designs Using Interaction Between Hardware Sharing and Partial Scan," IEEE Transactions on Computer-Aided Design, 14(9):1141-1154, Sept. 1995.]]

Digital Library

Google Scholar

[34]

M. Potkonjak, S. Dey and R. Roy," Considering Testability at Behavioral Level: Use of Transformations for Partial Scan Cost Minimization Under Timing and Area Constraints," IEEE Transactions on Computer-Aided Design, 14(5):531-546,1995.]]

Digital Library

Google Scholar

[35]

J. Steensma, F. Catthoor, and H. De Man, "Partial Scan at the Register- Transfer Level," Proc. Int' l Test Conf., 1991.]]

Google Scholar

[36]

Test Synthesis Seminar, Digest of Papers, IEEE Int'l Test Conference, 1994.]]

Google Scholar

[37]

E Vishakantaiah, J.A. Abraham, and M. Abadir, "Automatic Test Knowledge Extraction From VHDL (ATKET)," Proc. Design Automation Conf., pp. 273-278, 1992.]]

Digital Library

Google Scholar

[38]

E Vishakantaiah, J.A. Abraham, and D.G. Saab, "CHEETA: Composition of Hierarchical Sequential Tests Using ATKET," Proc. Int' 1 Test Conf., 1993.]]

Digital Library

Google Scholar

[39]

E Vishakantaiah, T. Thomas, J.A. Abraham, and M.S. Abadir, "AMBI- ANT: Automatic Generation of Behavioral Modifications for Testability," Proc. ICCD, pp. 63-66, 1993.]]

Crossref

Google Scholar

[40]

Walker, R.A., and S. Chaudhuri, "Introduction to the Scheduling Problem," IEEE Design & Test of Computers, Vol. 12,No.2, Summer 1995.]]

Digital Library

Google Scholar

Cited By

View all

Khatri SShenoy NGiomi JKhouja A(2016)Logic SynthesisElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-4(27-55)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-4
Pan GJou JLai B(2014)Scalable Power Management Using Multilevel Reinforcement Learning for MultiprocessorsACM Transactions on Design Automation of Electronic Systems10.1145/262948619:4(1-23)Online publication date: 29-Aug-2014
https://dl.acm.org/doi/10.1145/2629486
Ravi SJoseph M(2014)High-Level Test SynthesisACM Transactions on Design Automation of Electronic Systems10.1145/262775419:4(1-27)Online publication date: 29-Aug-2014
https://dl.acm.org/doi/10.1145/2627754
Show More Cited By

Index Terms

High-level synthesis for testability: a survey and perspective
1. Hardware
  1. Hardware test
    1. Design for testability

Recommendations

High-level synthesis for easy testability
EDTC '95: Proceedings of the 1995 European conference on Design and Test

This paper presents an attempt towards design quality improvement by incorporation of testability features during datapath high-level synthesis. This method is based on the use of hardware sharing possibilities to improve the testability of the circuit ...
Testability improvement in high-level synthesis through reconvergence reduction
ASILOMAR '95: Proceedings of the 29th Asilomar Conference on Signals, Systems and Computers (2-Volume Set)

Justification of multiple circuit lines in automatic test pattern generation (ATPG) is exponential in complexity in the presence of reconvergent fanout. Reconvergent fanout consequently is a chief source of increased complexity in the ATPG process. ...
High-level test synthesis with hierarchical test generation for delay-fault testability

A high-level test synthesis (HLTS) method targeted for delay-fault testability is presented in this paper. The proposed method, when combined with hierarchical test-pattern generation for embedded modules, guarantees a 100% delay test coverage for ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '96: Proceedings of the 33rd annual Design Automation Conference

June 1996

839 pages

ISBN:0897917790

DOI:10.1145/240518

Chairmen:
Thomas P. Pennino
Bell Labs, Holmdel, NJ
,
Ellen J. Yoffa
IBM Corp., Yorktown Heights, NY

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1996

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC96

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC96: The 33rd Design Automation Conference

June 3 - 7, 1996

Nevada, Las Vegas, USA

Acceptance Rates

DAC '96 Paper Acceptance Rate 142 of 377 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

53
Total Citations
View Citations
538
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)2

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Khatri SShenoy NGiomi JKhouja A(2016)Logic SynthesisElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-4(27-55)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-4
Pan GJou JLai B(2014)Scalable Power Management Using Multilevel Reinforcement Learning for MultiprocessorsACM Transactions on Design Automation of Electronic Systems10.1145/262948619:4(1-23)Online publication date: 29-Aug-2014
https://dl.acm.org/doi/10.1145/2629486
Ravi SJoseph M(2014)High-Level Test SynthesisACM Transactions on Design Automation of Electronic Systems10.1145/262775419:4(1-27)Online publication date: 29-Aug-2014
https://dl.acm.org/doi/10.1145/2627754
Scanniello GGravino CGenero MCruz-Lemus JTortora G(2014)On the impact of UML analysis models on source-code comprehensibility and modifiabilityACM Transactions on Software Engineering and Methodology10.1145/249191223:2(1-26)Online publication date: 4-Apr-2014
https://dl.acm.org/doi/10.1145/2491912
Pan KWu XXie T(2014)Guided test generation for database applications via synthesized database interactionsACM Transactions on Software Engineering and Methodology10.1145/249152923:2(1-27)Online publication date: 4-Apr-2014
https://dl.acm.org/doi/10.1145/2491529
Wang DRen CSivasubramaniam A(2013)Virtualizing power distribution in datacentersACM SIGARCH Computer Architecture News10.1145/2508148.248597341:3(595-606)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485973
Wassel HGao YOberg JHuffmire TKastner RChong FSherwood T(2013)SurfNoCACM SIGARCH Computer Architecture News10.1145/2508148.248597241:3(583-594)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485972
Ren LYu XFletcher Cvan Dijk MDevadas S(2013)Design space exploration and optimization of path oblivious RAM in secure processorsACM SIGARCH Computer Architecture News10.1145/2508148.248597141:3(571-582)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485971
Demme JMaycock MSchmitz JTang AWaksman ASethumadhavan SStolfo S(2013)On the feasibility of online malware detection with performance countersACM SIGARCH Computer Architecture News10.1145/2508148.248597041:3(559-570)Online publication date: 23-Jun-2013
https://dl.acm.org/doi/10.1145/2508148.2485970
Letelier APérez JPichler RSkritek S(2013)Static analysis and optimization of semantic web queriesACM Transactions on Database Systems10.1145/250013038:4(1-45)Online publication date: 4-Dec-2013
https://dl.acm.org/doi/10.1145/2500130
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

High-level synthesis for easy testability

Testability improvement in high-level synthesis through reconvergence reduction

High-level test synthesis with hierarchical test generation for delay-fault testability