DARE
Abstract
References
Recommendations
Omitting Refresh: A Case Study for Commodity and Wide I/O DRAMs
MEMSYS '15: Proceedings of the 2015 International Symposium on Memory SystemsDynamic Random Access Memories (DRAM) have a big impact on performance and contribute significantly to the total power consumption in systems ranging from mobile devices to servers. Up to half of the power consumption of future high density DRAM devices ...
Power management of hybrid DRAM/PRAM-based main memory
DAC '11: Proceedings of the 48th Design Automation ConferenceHybrid main memory consisting of DRAM and non-volatile memory is attractive since the non-volatile memory can give the advantage of low standby power while DRAM provides high performance and better active power. In this work, we address the power ...
Memory-Aware Scheduling for a Resource-Elastic FPGA Operating System
Applied Reconfigurable Computing. Architectures, Tools, and ApplicationsAbstractThe memory subsystem is often the main performance bottleneck in an FPGA acceleration system. This paper presents two memory-aware runtime schedulers that decide the order of running tasks to improve the system’s performance: memory model-aware (...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Sage Publications, Inc.
United States
Publication History
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in