Hybrid Network-on-Chip: : An Application-Aware Framework for Big Data
Authors: 
Juan Fang, Sitong Liu, Shijian Liu, Yanjin Cheng, Lu Yu Academic Editor: Wei XiangAuthors Info & Claims
Abstract
Burst growing IoT and cloud computing demand exascale computing systems with high performance and low power consumption to process massive amounts of data. Modern system platforms based on fundamental requirements encounter a performance gap in chasing exponential growth in data speed and amount. To narrow the gap, a heterogamous design gives us a hint. A network-on-chip (NoC) introduces a packet-switched fabric for on-chip communication and becomes the de facto many-core interconnection mechanism; it refers to a vital shared resource for multifarious applications which will notably affect system energy efficiency. Among all the challenges in NoC, unaware application behaviors bring about considerable congestion, which wastes huge amounts of bandwidth and power consumption on the chip. In this paper, we propose a hybrid NoC framework, combining buffered and bufferless NoCs, to make the NoC framework aware of applications’ performance demands. An optimized congestion control scheme is also devised to satisfy the requirement in energy efficiency and the fairness of big data applications. We use a trace-driven simulator to model big data applications. Compared with the classical buffered NoC, the proposed hybrid NoC is able to significantly improve the performance of mixed applications by 17% on average and 24% at the most, decrease the power consumption by 38%, and improve the fairness by 13.3%.
References
[1]
E. B. Sifah, Q. Xia, O. B. O. Agyekum, S. Amofa, J. Gao, R. Chen, H. Xia, J. C. Gee, X. Du, and M. Guizani, “Chain-based big data access control infrastructure,” The Journal of Supercomputing, pp. 1–20, 2018.
[2]
T. Stepanova, A. Pechenkin, and D. Lavrova, “Ontology-based big data approach to automated penetration testing of large-scale heterogeneous systems,” in SIN '15 Proceedings of the 8th International Conference on Security of Information and Networks, pp. 142–149, Sochi, Russia, September 2015.
[3]
W. Xiang, G. Wang, M. Pickering, and Y. Zhang, “Big video data for light-field-based 3D telemedicine,” IEEE Network, vol. 30, no. 3, pp. 30–38, 2016.
[4]
N. Tanabe, S. Tomimori, M. Takata, and K. Joe, “Character of graph analysis workloads and recommended solutions on future parallel system,” in Algorithms and Architectures for Parallel Processing. ICA3PP 2013, vol. 8285 of Lecture Notes in Computer Science, J. Kołodziej, B. Di Martino, D. Talia, and K. Xiong, Eds., pp. 402–415, Springer, Cham, 2013.
[5]
J. Vetter and S. Mittal, “Opportunities for nonvolatile memory systems in extreme-scale high-performance computing,” Computing in Science & Engineering, vol. 17, no. 2, pp. 73–82, 2015.
[6]
T. Agerwala, “Exascale computing: the challenges and opportunities in the next decade,” in HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, p. 1, Bangalore, India, January 2010.
[7]
A. Borghesi, M. Bartolini, M. Lombardi, M. Milano, and L. Benini, “Predictive modeling for job power consumption in HPC systems,” in High Performance Computing: 31st International Conference, ISC High Performance 2016, vol. 9697 of Lecture Notes in Computer Science, J. Kunkel, P. Balaji, and J. Dongarra, Eds., pp. 181–199, Springer, Frankfurt, Germany, 2016.
[8]
A. Kumar, Intel’s New Mesh Architecture: The ‘Superhighway’ of the Data Center, IT Peer Network, 2017.
[9]
B. Chemli, A. Zitouni, A. Coelho, and R. Velazco, “Design of efficient pipelined router architecture for 3D network on chip,” International Journal of Advanced Computer Science and Applications, vol. 8, no. 7, pp. 188–194, 2017.
[10]
Z. Qian, P. Bogdan, C. Tsui, and R. Marculescu, “Performance evaluation of NoC-based multicore systems: from traffic analysis to NoC latency modeling,” ACM Transactions on Design Automation of Electronic Systems, vol. 21, no. 3, pp. 1–38, 2016.
[11]
M. Hamidia, N. Zenati-Henda, H. Belghit, and M. Belhocine, “Markerless tracking using interest window for augmented reality applications,” in 2014 International Conference on Multimedia Computing and Systems (ICMCS), pp. 20–25, Marrakesh, Morocco, April 2014.
[12]
P. P. Valentini, “Natural interface for interactive virtual assembly in augmented reality using leap motion controller,” International Journal on Interactive Design and Manufacturing (IJIDeM), pp. 1–9, 2018.
[13]
T. Xu, W. Xiang, Q. Guo, and L. Mo, “Mining cloud 3D video data for interactive video services,” Mobile Networks and Applications, vol. 20, no. 3, pp. 320–327, 2015.
[14]
H. Bokhari, H. Javaid, M. Shafique, J. Henkel, and S. Parameswaran, “Supernet: multimode interconnect architecture for manycore chips,” in 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 1–6, San Francisco, CA, USA, June 2015.
[15]
K. Kanoun, M. Ruggiero, D. Atienza, and M. Schaar, “Low power and scalable many-core architecture for big-data stream computing,” in 2014 IEEE Computer Society Annual Symposium on VLSI, pp. 468–473, Tampa, FL, USA, July 2014.
[16]
M. Ramakrishna, P. V. Gratz, and A. Sprintson, “GCA: global congestion awareness for load balance in networks-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 7, pp. 2022–2035, 2013.
[17]
F. Beneventi, A. Bartolini, C. Cavazzoni, and L. Benini, “Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pp. 1038–1043, Lausanne, Switzerland, March 2017.
[18]
E. Isaac, M. R. Babu, and J. Jose, “Impact of deflection history based priority on adaptive deflection router for mesh NoCs,” Electronic Government, vol. 13, no. 4, pp. 391–407, 2017.
[19]
A. K. Mishra, O. Mutlu, and C. R. Das, “A heterogeneous multiple network-on-chip design: an application-aware approach,” in 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 1–10, Austin, TX, USA, May 2013.
[20]
A. K. Mishra, N. Vijaykrishnan, and C. R. Das, “A case for heterogeneous on-chip interconnects for CMPs,” in 2011 38th Annual International Symposium on Computer Architecture (ISCA), pp. 389–400, San Jose, CA, USA, June 2011.
[21]
K. K. Chang, R. Ausavarungnirun, C. Fallin, and O. Mutlu, “HAT: heterogeneous adaptive throttling for on-chip networks,” in 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing, pp. 9–18, New York, NY, USA, October 2012.
Recommendations
Hybrid network on chip (HNoC): local buses with a global mesh architecture
SLIP '10: Proceedings of the 12th ACM/IEEE international workshop on System level interconnect predictionNetwork on chip (NoC) is often implemented with packet-based communication rather than bus connections between cores. Although NoC is a good solution for long-distance communication, local buses are more efficient for short-distance connections. In this ...
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2018 Juan Fang et al.
This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Publisher
John Wiley & Sons, Inc.
United States
Publication History
Published: 01 January 2018
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025