Article

Free access

Performance evaluation of a commercial cache-coherent shared memory multiprocessor

Authors:

Rajeev Jog,

Philip L. Vitale,

James R. CallisterAuthors Info & Claims

SIGMETRICS '90: Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems

Pages 173 - 182

https://doi.org/10.1145/98457.98756

Published: 01 April 1990 Publication History

PDF eReader

Abstract

This paper describes an approximate Mean Value Analysis (MVA) model developed to project the performance of a small-scale shared-memory commercial symmetric multiprocessor system. The system, based on Hewlett Packard Precision Architecture processors, supports multiple active user processes and multiple execution threads within the operating system.

Using detailed timing for hardware delays, a customized approximate closed queueing model is developed for the multiprocessor system. The model evaluates delays due to bus and memory contention, and cache interference. It predicts bus bandwidth requirements and utilizations for the bus and memory controllers. An extension to handle I/O traffic is outlined.

Applications are profiled on the basis of execution traces on uniprocessor systems to provide inputs parameters for the model. Performance effects of various detailed architectural tradeoffs (memory interleaving, lower memory latencies) are examined. The sensitivity of overall system performance to various parameters is explored. Preliminary measurements of uniprocessor systems are compared against the model predictions. A prototype multiprocessor system is under development. We intend to validate the modeling results against measurements.

References

[1]

B. D. Boschma, D. M. Burns, R. Chin, N. S. Fiduccia, C. Hu, M. J. Reed, T. I. Rueth, F. X. Schumacher and V. Shen, "A 30 MIPS VLSI CPU", Proc. of the International Solid-State Circuits Conference, New York, N.Y., Feb. 15- 17, 1989, pp. 82-83.

Crossref

Google Scholar

[2]

L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems", IEEE Transactions on Computers C- 27, 12 (December 1978), pp. 1112-1118.

Google Scholar

[3]

D. Ferrari, Computer Systems Performance Evaluation, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1978.

Google Scholar

[4]

G.R. Gassman, M. W. Schrempp, A. Goundan, R. Chin, R. D. Odineal and M. Jones, "VLSI- Based High-Performance HP Precision Architecture Computers", Hewlett-Packard Journal 38, 9 (September 1987), pp. 38-48.

Google Scholar

[5]

J.R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic", Proc. lOth Annual Symposium on Computer Atvhitectu~e, June 1983, pp. 124-131.

Digital Library

Google Scholar

[6]

R. Lee, "Precision Architecture", Computer 22, 1 (January 1989), pp. 78-91.

Digital Library

Google Scholar

[7]

J. A. Lukes, "HP Precision Architecture Performance Analysis", Hewlett-Packard Journal 37, 8 (August 1986), pp. 30-39.

Google Scholar

[8]

M. Reiser and S. S. Lavenberg, "Mean-Value Analysis of Closed Multichain Oueueing Networks", J. ACM 27, 2 (April 1980), pp. 313- 322.

Digital Library

Google Scholar

[9]

M.K. Vernon, E. D. Lazowska and J. Zahorjan, "An Accurate and Efficient Performance Analysis Technique for Multiprocessor Cache- Consistency Protocols", Proc. 15th Annual Symposium on Computer Architecture, Honolulu, HI., 1988, pp. 308-315.

Digital Library

Google Scholar

[10]

M. K. Vernon, R. J6g and G. S. Sohi, "Performance Analysis of Hierarchical Cache- Consistent Multiprocessors", Proc. bztemational Symposium on Performance of Distlibuted and Parallel Systems, Kyoto, Japan, 1988. (Reprinted in Pelfonnance Evahtation 9,4, July 1989).

Digital Library

Google Scholar

Cited By

View all

Kulmala ASalminen ELehtoranta OHamalainen THannikainen M(2006)Impact of Shared Instruction Memory on Performance of FPGA-based MP-SoC Video EncoderProceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems10.1109/DDECS.2006.1649571(57-62)Online publication date: 18-Apr-2006
https://dl.acm.org/doi/10.1109/DDECS.2006.1649571
Albonesi DKoren I(1999)STATSJournal of Systems Architecture: the EUROMICRO Journal10.1016/S1383-7621(98)00052-645:12-13(1097-1110)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1016/S1383-7621%2898%2900052-6
Albonesi DKoren I(1996)A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating TechniquesInternational Journal of Parallel Programming10.1007/BF0335675024:3(235-263)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1007/BF03356750
Show More Cited By

Index Terms

Performance evaluation of a commercial cache-coherent shared memory multiprocessor
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Interconnection architectures
2. Hardware
  1. Hardware test
    1. Test-pattern generation and fault simulation
  2. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory

Recommendations

Performance evaluation of a commercial cache-coherent shared memory multiprocessor

This paper describes an approximate Mean Value Analysis (MVA) model developed to project the performance of a small-scale shared-memory commercial symmetric multiprocessor system. The system, based on Hewlett Packard Precision Architecture processors, ...
Multiprocessor cache memory performance: characterization and optimization
Cache memory design and performance issues in shared-memory multiprocessors

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SIGMETRICS '90: Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems

April 1990

273 pages

ISBN:0897913590

DOI:10.1145/98457

Chairman:
Gary J. Nutt
Univ. of Colorado, Boulder, CO

ACM SIGMETRICS Performance Evaluation Review Volume 18, Issue 1
May 1990
269 pages
ISSN:0163-5999
DOI:10.1145/98460
Editor:
M. K. Vernon
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1990

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 459 of 2,691 submissions, 17%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
511
Total Downloads

Downloads (Last 12 months)51
Downloads (Last 6 weeks)7

Reflects downloads up to 14 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kulmala ASalminen ELehtoranta OHamalainen THannikainen M(2006)Impact of Shared Instruction Memory on Performance of FPGA-based MP-SoC Video EncoderProceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems10.1109/DDECS.2006.1649571(57-62)Online publication date: 18-Apr-2006
https://dl.acm.org/doi/10.1109/DDECS.2006.1649571
Albonesi DKoren I(1999)STATSJournal of Systems Architecture: the EUROMICRO Journal10.1016/S1383-7621(98)00052-645:12-13(1097-1110)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1016/S1383-7621%2898%2900052-6
Albonesi DKoren I(1996)A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating TechniquesInternational Journal of Parallel Programming10.1007/BF0335675024:3(235-263)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1007/BF03356750
Albonesi DKoren IBic LEvripidou PBöhm WGaudiot J(1995)An analytical model of high performance superscalar-based multiprocessorsProceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques10.5555/224659.224725(194-203)Online publication date: 27-Jun-1995
https://dl.acm.org/doi/10.5555/224659.224725
Huck JHays J(1993)Architectural support for translation table management in large address space machinesACM SIGARCH Computer Architecture News10.1145/173682.16512821:2(39-50)Online publication date: 1-May-1993
https://dl.acm.org/doi/10.1145/173682.165128
Huck JHays JSmith A(1993)Architectural support for translation table management in large address space machinesProceedings of the 20th annual international symposium on computer architecture10.1145/165123.165128(39-50)Online publication date: 1-Jun-1993
https://dl.acm.org/doi/10.1145/165123.165128
Muck JHays J(1993)Architectural Support For Translation Table Management In Large Address Space MachinesProceedings of the 20th Annual International Symposium on Computer Architecture10.1109/ISCA.1993.698544(39-50)Online publication date: 1993
https://doi.org/10.1109/ISCA.1993.698544
Albonesi DKoren I(1999)STATSJournal of Systems Architecture: the EUROMICRO Journal10.1016/S1383-7621(98)00052-645:12-13(1097-1110)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1016/S1383-7621%2898%2900052-6
Albonesi DKoren I(1996)A Mean Value Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating TechniquesInternational Journal of Parallel Programming10.1007/BF0335675024:3(235-263)Online publication date: 1-Jun-1996
https://dl.acm.org/doi/10.1007/BF03356750

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Performance evaluation of a commercial cache-coherent shared memory multiprocessor

Multiprocessor cache memory performance: characterization and optimization

Cache memory design and performance issues in shared-memory multiprocessors