Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/859618.859637acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
Article

Positional adaptation of processors: application to energy reduction

Published: 01 May 2003 Publication History

Abstract

Although adaptive processors can exploit application variability to improve performance or save energy, effectively managing their adaptivity is challenging. To address this problem, we introduce a new approach to adaptivity: the Positional approach. In this approach, both the testing of configurations and the application of the chosen configurations are associated with particular code sections. This is in contrast to the currently-used Temporal approach to adaptation, where both the testing and application of configurations are tied to successive intervals in time.We propose to use subroutines as the granularity of code sections in positional adaptation. Moreover, we design three implementations of subroutine-based positional adaptation that target energy reduction in three different workload environments: embedded or specialized server, general purpose, and highly dynamic. All three implementations of positional adaptation are much more effective than temporal schemes. On average, they boost the energy savings of applications by 50% and 84% over temporal schemes in two experiments.

References

[1]
D. Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. In International Symposium on Microarchitecture, pages 248--259, November 1999.
[2]
R. Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. In International Symposium on Computer Architecture, pages 218--229, May 2001.
[3]
R. Balasubramonian. Personal communication. October 2002.
[4]
R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. In International Symposium on Microarchitecture, pages 245--257, December 2000.
[5]
D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In International Symposium on Computer Architecture, pages 83--94, June 2000.
[6]
A. Dhodapkar and J. Smith. Managing Multi-Configuration Hardware via Dynamic Working Set Analysis. In International Symposium on Computer Architecture, pages 233--244, May 2002.
[7]
S. Dropsho, A. Buyuktosunoglu, R. Balasubramonian, D. Albonesi, S. Dwarkadas, G. Semeraro, G. Magklis, and M. Scott. Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power. In International Conference on Parallel Architectures and Compilation Techniques, pages 141--152, September 2002.
[8]
D. Folegnani and A. González. Energy-Effective Issue Logic. In International Symposium on Computer Architecture, pages 230--239, May 2001.
[9]
T. Halfhill. Transmeta Breaks x86 Low-Power Barrier. Microprocessor Report, 14(2):1,9--18, February 2000.
[10]
A. Hasegawa, I. Kawasaki, K. Yamada, S. Yoshioka, S. Kawasaki, and P. Biswas. SH3: High Code Density, Low Power. IEEE Micro, 15(6):11--19, December 1995.
[11]
M. Huang, J. Renau, and J. Torrellas. Profile Based Energy Reduction for High-Performance Processors. In 4th ACM Workshop on Feedback-Directed and Dynamic Optimization, December 2001.
[12]
M. Huang, J. Renau, S. Yoo, and J. Torrellas. A Framework for Dynamic Energy Efficiency and Temperature Management. In International Symposium on Microarchitecture, December 2000.
[13]
C. Hughes, J. Srinivasan, and S. Adve. Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications. In International Symposium on Microarchitecture, pages 250--261, December 2001.
[14]
Intel Corporation. Mobile Power Guidelines 2000, Rev 1.0, 1998.
[15]
A. Iyer and D. Marculescu. Power Aware Microarchitecture Resource Scaling. In Design, Automation and Test in Europe, pages 190--196, March 2001.
[16]
R. Joseph and M. Martonosi. Run-Time Power Estimation in High Performance Microprocessors. In International Symposium on Low Power Electronics and Design, August 2001.
[17]
J. Kin, M. Gupta, and W. Mangione-Smith. The Filter Cache: An Energy Efficient Memory Structure. International Symposium on Microarchitecture, pages 184--193, December 1997.
[18]
G. Magklis, M. Scott, G. Semeraro, D. Albonesi, and S. Dropsho. Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Processor. In International Symposium on Computer Architecture, June 2003.
[19]
S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In International Symposium on Computer Architecture, pages 132--141, July 1998.
[20]
A. Nannarelli. Low Power Division and Square Root. PhD thesis, University of California, Irvine, Department of Electrical and Computer Engineering, June 1999.
[21]
D. Ponomarev, G. Kucuk, and K Ghose. Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In International Symposium on Microarchitecture, pages 90--101, December 2001.
[22]
R. Sasanka, C. Hughes, and S. Adve. Joint Local and Global Hardware Adaptations for Energy. In International Conference on Architectural Support for Programming Language and Operating Systems, pages 144--155, October 2002.
[23]
T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45--57, October 2002.
[24]
S. Wilton and N. Jouppi. CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal on Solid-State Circuits, 31(5):677--688, May 1996.

Cited By

View all
  • (2019)DynaSprintProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3352460.3358301(426-439)Online publication date: 12-Oct-2019
  • (2019)Post-silicon CPU adaptation made practical using machine learningProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322267(14-26)Online publication date: 22-Jun-2019
  • (2018)Phase-Based Performance Optimization Utilizing the Dynamic Behavioral Changes in Applications2018 International Conference on Computer, Control, Electrical, and Electronics Engineering (ICCCEEE)10.1109/ICCCEEE.2018.8515778(1-6)Online publication date: Aug-2018
  • Show More Cited By
  1. Positional adaptation of processors: application to energy reduction

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture
    June 2003
    432 pages
    ISBN:0769519458
    DOI:10.1145/859618
    • Conference Chair:
    • Allan Gottlieb,
    • Program Chair:
    • Kai Li
    • cover image ACM SIGARCH Computer Architecture News
      ACM SIGARCH Computer Architecture News  Volume 31, Issue 2
      ISCA 2003
      May 2003
      422 pages
      ISSN:0163-5964
      DOI:10.1145/871656
      Issue’s Table of Contents

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 May 2003

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    ISCA03
    Sponsor:
    ISCA03: International Symposium on Computer Architecture
    June 9 - 11, 2003
    California, San Diego

    Acceptance Rates

    ISCA '03 Paper Acceptance Rate 36 of 184 submissions, 20%;
    Overall Acceptance Rate 543 of 3,203 submissions, 17%

    Upcoming Conference

    ISCA '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)11
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 10 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2019)DynaSprintProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3352460.3358301(426-439)Online publication date: 12-Oct-2019
    • (2019)Post-silicon CPU adaptation made practical using machine learningProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322267(14-26)Online publication date: 22-Jun-2019
    • (2018)Phase-Based Performance Optimization Utilizing the Dynamic Behavioral Changes in Applications2018 International Conference on Computer, Control, Electrical, and Electronics Engineering (ICCCEEE)10.1109/ICCCEEE.2018.8515778(1-6)Online publication date: Aug-2018
    • (2017)Online Phase Detection and Characterization of Cloud Applications2017 IEEE International Conference on Cloud Computing Technology and Science (CloudCom)10.1109/CloudCom.2017.21(98-105)Online publication date: Dec-2017
    • (2016)Using multiple input, multiple output formal control to maximize resource efficiency in architecturesACM SIGARCH Computer Architecture News10.1145/3007787.300120744:3(658-670)Online publication date: 18-Jun-2016
    • (2016)Using multiple input, multiple output formal control to maximize resource efficiency in architecturesProceedings of the 43rd International Symposium on Computer Architecture10.1109/ISCA.2016.63(658-670)Online publication date: 18-Jun-2016
    • (2016)Unsupervised variable-grained online phase clustering for heterogeneous/morphable processors2016 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCSim.2016.7568424(858-865)Online publication date: Jul-2016
    • (2015)Sensible Energy Accounting with Abstract Metering for Multicore SystemsACM Transactions on Architecture and Code Optimization10.1145/284261612:4(1-26)Online publication date: 22-Dec-2015
    • (2015)Multilevel Phase AnalysisACM Transactions on Embedded Computing Systems10.1145/262959414:2(1-29)Online publication date: 9-Mar-2015
    • (2015)Evaluation of energy savings on a VLIW processor through dynamic issue-width adaptation2015 International Symposium on Rapid System Prototyping (RSP)10.1109/RSP.2015.7416540(11-17)Online publication date: Oct-2015
    • Show More Cited By

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media