research-article

An Approach to Unlocking Cyclic Logic Locking: LOOPLock 2.0

Authors:

Xiang-Min Yang,

Yung-Chih Chen,

Chun-Yao WangAuthors Info & Claims

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

Article No.: 155, Pages 1 - 7

https://doi.org/10.1145/3508352.3549461

Published: 22 December 2022 Publication History

Abstract

Cyclic logic locking is a new type of SAT-resistant techniques in hardware security. Recently, LOOPLock 2.0 was proposed, which is a cyclic logic locking method creating cycles deliberately in the locked circuit to resist SAT Attack, CycSAT, BeSAT, and Removal Attack simultaneously. The key idea of LOOPLock 2.0 is that the resultant circuit is still cyclic no matter the key vector is correct or not. This property refuses attackers and demonstrates its success on defending against attackers. In this paper, we propose an unlocking approach to LOOPLock 2.0 based on structure analysis and SAT solvers. Specifically, we identify and remove non-combinational cycles in the locked circuit before running SAT solvers. The experimental results show that the proposed unlocking approach is promising.

References

[1]

K. Z. Azar, H. M. Kamali, H. Homayoun, and A. Sasan, "SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks," IACR Trans. on Cryptographic Hardware and Embedded Systems, vol. 2019, no. 1, pp. 97--122, 2019.

[2]

J.-H. Chen, Y.-C. Chen, W.-C. Weng, C.-Y. Huang and C.-Y. Wang, "Synthesis and Verification of Cyclic Combinational Circuits," in Proc. of SOCC, pp. 257--262, 2015.

[3]

R. Chen and H. Zhou, "Statistical Timing Verification for Transparently Latched Circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 9, pp. 1847--1855, 2006.

Digital Library

[4]

Y.-C. Chen and C.-Y. Wang, "Fast Detection of Node Mergers using Logic Implications," in Proc. of ICCAD, pp. 785--788, 2009.

Digital Library

[5]

Y.-C. Chen and C.-Y. Wang, "Fast Node Merging with Don't Cares Using Logic Implications," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 11, pp. 1827--1832, 2010.

Digital Library

[6]

H.-Y. Chiang, Y.-C. Chen, D.-X. Ji, X.-M. Yang, C.-C. Lin and C.-Y. Wang, "LOOPLock: LOgic OPtimization based Cyclic Logic Locking," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 10, pp. 2178--2191, 2020.

[7]

D.-X. Ji, H.-Y. Chiang, C.-C. Lin, C.-C. Wu, Y.-C. Chen and C.-Y. Wang, "A Glitch Key-Gate for Logic Locking," in Proc. of SOCC, pp. 74--79, 2019.

[8]

H. M. Kamali, K. Z. Azar, H. Homayoun and A. Sasan, "Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks," in Proc. of DAC, pp. 1--6, 2019.

[9]

L. Li and A. Orailoglu, "Piercing Logic Locking Keys through Redundancy Identification," in Proc. of DATE, pp. 540--545, 2019.

[10]

S. Potluri, A. Aysu and A. Kumar, "SeqL: Secure Scan-Locking for IP Protection," in Proc. of ISQED, pp. 7--13, 2020.

[11]

A. Rezaei, Y. Shen, S. Kong, J. Gu and H. Zhou, "Cyclic Locking and Memristor-based Obfuscation Against CycSAT and Inside Foundry Attacks," in Proc. of DATE, pp. 85--90, 2018.

[12]

A. Rezaei, Y. Li, Y. Shen, S. Kong and H. Zhou, "CycSAT-Unresolvable Cyclic Logic Encryption Using Unreachable States," in Proc. of ASPDAC, pp. 358--363, 2019.

[13]

S. Roshanisefat, H. M. Kamali and A. Sasan, "SRClock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware," in Proc. of GLSVLSI, pp. 153--158, 2018.

[14]

S. Roshanisefat, H. M. Kamali, H. Homayoun and A. Sasan, "SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain," IEEE Trans. on Very Large Scale Integration Systems, vol. 28, no. 4, pp. 954--967, 2020.

[15]

J. A. Roy, F. Koushanfar and I. L. Markov, "Ending Piracy of Integrated Circuits," Computer, vol. 43, no. 10, pp. 30--38, 2010.

Digital Library

[16]

J. P. Roth, W. G. Bouricius and P. R. Schneider, "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits," IEEE Trans. on Electronic Computers, vol. EC-16, no. 5, pp. 567--580, 1967.

[17]

A. Saha, S. Saha, S. Chowdhury, D. Mukhopadhyay and B. B. Bhattacharya, "LoPher: SAT-Hardened Logic Embedding on Block Ciphers," in Proc. of DAC, pp. 1--6, 2020.

[18]

B. Shakya, X. Xu, M. Tehranipoor and D. Forte, "CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme," in IACR Trans. on Cryptographic Hardware and Embedded Systems, vol. 2020, no. 1, pp. 175--202, 2019.

[19]

K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan and Y. Jin, "Cyclic Obfuscation for Creating SAT-Unresolvable Circuits," in Proc. of GLSVLSI, pp. 173--178, 2017.

[20]

K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan and Y. Jin, "AppSAT: Approximately Deobfuscating Integrated Circuits," in Proc. of HOST, pp. 95--100, 2017.

[21]

K. Shamsi, D. Z. Pan and Y. Jin, "IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits," in Proc. of ICCAD, pp. 1--7, 2019.

[22]

Y. Shen, Y. Li, A. Rezaei, S. Kong, D. Dlott and H. Zhou, "BeSAT: Behavioral SAT-based Attack on Cyclic Logic Encryption," in Proc. of ASPDAC, pp. 657--662, 2019.

[23]

Y. Shen, A. Rezaei and H. Zhou, "A Comparative Investigation of Approximate Attacks on Logic Encryptions," in Proc. of ASPDAC, pp. 271--276, 2018.

[24]

Y. Shen, A. Rezaei and H. Zhou, "SAT-based bit-flipping attack on logic encryptions," in Proc. of DATE, pp. 629--632, 2018.

[25]

Y. Shen and H. Zhou, "Double DIP: Re-Evaluating Security of Logic Encryption Algorithms," in Proc. of GLSVLSI, pp. 179--184, 2018.

[26]

Y. Shen, Y. Li, S. Kong, A. Rezaei and H. Zhou, "SigAttack: New High-level SAT-based Attack on Logic Encryptions," in Proc. of DATE, pp. 940--943, 2019.

[27]

P. Subramanyan, S. Ray and S. Malik, "Evaluating the Security of Logic Encryption Algorithms," in Proc. of HOST, pp. 137--143, 2015.

[28]

Y. Xie and A. Srivastava, "Mitigating SAT Attack on Logic Locking," in Proc. of International Conference on Cryptographic Hardware and Embedded Systems, pp. 127--146, 2016.

[29]

Y. Xie and A. Srivastava, "Anti-SAT: Mitigating SAT Attack on Logic Locking," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 2, pp. 199--207, 2019.

Digital Library

[30]

X.-M. Yang, P.-P. Chen, H.-Y. Chiang, C.-C. Lin, Y.-C. Chen and C.-Y. Wang, "LOOPLock 2.0: An Enhanced Cyclic Logic Locking Approach," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 1, pp. 29--34, 2022.

Digital Library

[31]

M. Yasin, B. Mazumdar, J. Rajendran and O. Sinanoglu, "SARlock: SAT Attack Resistant Logic Locking," in Proc. of HOST, pp. 236--241, 2016.

[32]

M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. Rajendran and O. Sinanoglu, "Provably-Secure Logic Locking: From Theory To Practice," in Proc. of CCS, pp. 1601--1618, 2017.

[33]

M. Yasin, B. Mazumdar, O. Sinanoglu and J. Rajendran, "Security Analysis of Anti-SAT," in Proc. of ASPDAC, pp. 342--347, 2016.

[34]

M. Yasin, B. Mazumdar, O. Sinanoglu and J. Rajendran, "Removal Attacks on Logic Locking and Camouflaging Techniques," IEEE Trans. on Emerging Topics in Computing, vol. 8, no. 2, pp. 517--532, 2020.

[35]

H. Zhou, R. Jiang and S. Kong, "CycSAT: SAT-Based Attack on Cyclic Logic Encryptions," in Proc. of ICCAD, pp. 49--56, 2017.

[36]

IWLS2005 Benchmarks. [Online]. Available: http://iwls.org/iwls2005/benchmarks.html

[37]

Berkeley Logic Synthesis and Verification Group, "ABC: a system for sequential synthesis and verification," Available: https://people.eecs.berkeley.edu/~alanmi/abc/.

Cited By

Chen XZheng DHuang K(2024)FCLock: harnessing functional non-combinational cycles in logic lockingIEICE Electronics Express10.1587/elex.21.2024021821:12(20240218-20240218)Online publication date: 25-Jun-2024
https://doi.org/10.1587/elex.21.20240218
Chen PYang XHe YChen YLi YWang CKim T(2024)LOOPLock 3.0: A Robust Cyclic Logic Locking ApproachProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473877(594-599)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473877
Ziyang YIkeda M(2023)Dynamic Digital Circuit Locking (DDCL): A Shield against Static Analysis Attacks2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSI-SoC57769.2023.10321882(1-6)Online publication date: 16-Oct-2023
https://doi.org/10.1109/VLSI-SoC57769.2023.10321882

Index Terms

An Approach to Unlocking Cyclic Logic Locking: LOOPLock 2.0
1. Hardware
  1. Integrated circuits
2. Security and privacy

Index terms have been assigned to the content through auto-classification.

Recommendations

Boolean Domain Attack on Corrupt and Correct Based Logic Locking Techniques
GLSVLSI '24: Proceedings of the Great Lakes Symposium on VLSI 2024

Logic locking is a potential solution to prevent reverse engineering and integrated circuit (IC) counterfeiting from untrusted third parties within the IC supply chain. Among various techniques, corrupt and correct (CAC) based techniques offer strong ...
Robust and Attack Resilient Logic Locking with a High Application-Level Impact
Logic locking is a hardware security technique aimed at protecting intellectual property against security threats in the IC supply chain, especially those posed by untrusted fabrication facilities. Such techniques incorporate additional locking circuitry ...
Obviating Multiple Attacks with Enhanced Logic Locking
IC3-2022: Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing

With advancements in technology, attackers try to develop new threat models utilizing the loopholes in the security design techniques. Logical locking protects the design by the use of additional key inputs that makes the IC functional on the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

October 2022

1467 pages

ISBN:9781450392174

DOI:10.1145/3508352

Conference Chair:
Tulika Mitra
National University of Singapore
,
Program Chairs:
Evangeline Young
The Chinese University of Hong Kong
,
Jinjun Xiong
University at Buffalo (UB)

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE-EDS: Electronic Devices Society
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 December 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ICCAD '22

Sponsor:

SIGDA

ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design

October 30 - November 3, 2022

California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
59
Total Downloads

Downloads (Last 12 months)22
Downloads (Last 6 weeks)5

Reflects downloads up to 14 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chen XZheng DHuang K(2024)FCLock: harnessing functional non-combinational cycles in logic lockingIEICE Electronics Express10.1587/elex.21.2024021821:12(20240218-20240218)Online publication date: 25-Jun-2024
https://doi.org/10.1587/elex.21.20240218
Chen PYang XHe YChen YLi YWang CKim T(2024)LOOPLock 3.0: A Robust Cyclic Logic Locking ApproachProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473877(594-599)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473877
Ziyang YIkeda M(2023)Dynamic Digital Circuit Locking (DDCL): A Shield against Static Analysis Attacks2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSI-SoC57769.2023.10321882(1-6)Online publication date: 16-Oct-2023
https://doi.org/10.1109/VLSI-SoC57769.2023.10321882

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents