research-article

Network-aware design-space exploration of a power-efficient embedded application

Authors:

Alberto RostiAuthors Info & Claims

CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Pages 567 - 574

https://doi.org/10.1145/2380445.2380531

Published: 07 October 2012 Publication History

Get Access

Abstract

The paper presents the design and multi-parameter optimization of a networked embedded application for the health-care domain. Several hardware, software, and application parameters, such as clock frequency, sensor sampling rate, data packet rate, are tuned at design- and run-time according to application specifications and operating conditions to optimize hardware requirements, packet loss, power consumption. Experimental results show that further power efficiency can be achieved by considering also communication aspects during design space exploration.

References

[1]

M. Chung and C.-M. Kyung. Enhancing performance of HW/SW cosimulation and coemulation by reducing communication overhead. IEEE Transactions on Computers, 55(2):125--136, Feb. 2006.

Digital Library

Google Scholar

[2]

SystemC Network Simulation Library -- version 2, 2012. URL: http://sourceforge.net/projects/scnsl.

Google Scholar

[3]

European Commission. COdesign and power Management in PLatform-based design space EXploration - COMPLEX. URL: https://complex.offis.de/, (FP7-IST-247999), 2009.

Google Scholar

[4]

LAN/MAN Standards Committee of the IEEE Computer Society. IEEE Standard for Information technology - Telecommunications and information exchange between systems - Local and metropolitan area networks - Specific requirements - Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low Rate Wireless Personal Area Networks (LR-WPANs). Sept. 2006.

Google Scholar

[5]

S. McCanne and S. Floyd. NS Network Simulator -- version 2. URL: http://www.isi.edu/nsnam/ns.

Google Scholar

[6]

F. Mulas, A. Acquaviva, S. Carta, G. Fenu, D. Quaglia, and F. F. Network-adaptive management of computation energy in wireless sensor networks. In Proc.\ of ACM Symposium on Applied Computing (SAC), pages 756--763, Mar. 2010.

Digital Library

Google Scholar

[7]

OSCI and IEEE. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual. IEEE Std 1666--2005, pages 1--423, 2006.

Google Scholar

[8]

Signal Processing In Node Environment (SPINE). URL: http://spine.tilab.com/.

Google Scholar

Cited By

View all

Zhao ZBarijough KGerstlauer A(2020)Network-level Design Space Exploration of Resource-constrained Networks-of-SystemsACM Transactions on Embedded Computing Systems10.1145/338791819:4(1-26)Online publication date: 21-Jun-2020
https://dl.acm.org/doi/10.1145/3387918
Herrera FNiaki SSander I(2013)Towards a Modelling and Design Framework for Mixed-Criticality SoCs and Systems-of-SystemsProceedings of the 2013 Euromicro Conference on Digital System Design10.1109/DSD.2013.112(989-996)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.1109/DSD.2013.112
Grüttner KHartmann PHylla KRosinger SNebel WHerrera FVillar EBrandolese CFornaciari WPalermo GYkman-Couvreur CQuaglia DFerrero FValencia R(2013)The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space explorationMicroprocessors & Microsystems10.1016/j.micpro.2013.09.00137:8(966-980)Online publication date: 1-Nov-2013
https://dl.acm.org/doi/10.1016/j.micpro.2013.09.001

Index Terms

Network-aware design-space exploration of a power-efficient embedded application
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies
2. Hardware
  1. Hardware validation

Recommendations

Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture

Coarse-grained reconfigurable architectures (CGRAs) aim to achieve both goals of high performance and flexibility. In addition, power consumption is significant for the reconfigurable architecture to be used as a competitive processing core in embedded ...
A flexible platform for hardware-aware network experiments and a case study on wireless network coding

In this paper, we present the design and implementation of a general, flexible, hardware-aware network platform that takes hardware processing behavior into consideration to accurately evaluate network performance. The platform adopts a network-hardware ...
Design space exploration for low-power reconfigurable fabrics
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processing

This paper presents a parameterizable, coarse-grained, reconfigurable fabric model that attempts to maintain Field Programmable Gate Array (FPGA)-like programmability and Computer Aided Design (CAD), with Application Specific Integrated Circuit (ASIC)-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

October 2012

596 pages

ISBN:9781450314268

DOI:10.1145/2380445

General Chairs:
Ahmed Jerraya
CEA
,
Luca Carloni
Columbia University
,
Program Chairs:
Naehyuck Chang
Seoul National University, Korea
,
Franco Fummi
University of Verona, Italy

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWEEK'12

Sponsor:

ESWEEK'12: Eighth Embedded System Week

October 7 - 12, 2012

Tampere, Finland

Acceptance Rates

CODES+ISSS '12 Paper Acceptance Rate 48 of 163 submissions, 29%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
123
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zhao ZBarijough KGerstlauer A(2020)Network-level Design Space Exploration of Resource-constrained Networks-of-SystemsACM Transactions on Embedded Computing Systems10.1145/338791819:4(1-26)Online publication date: 21-Jun-2020
https://dl.acm.org/doi/10.1145/3387918
Herrera FNiaki SSander I(2013)Towards a Modelling and Design Framework for Mixed-Criticality SoCs and Systems-of-SystemsProceedings of the 2013 Euromicro Conference on Digital System Design10.1109/DSD.2013.112(989-996)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.1109/DSD.2013.112
Grüttner KHartmann PHylla KRosinger SNebel WHerrera FVillar EBrandolese CFornaciari WPalermo GYkman-Couvreur CQuaglia DFerrero FValencia R(2013)The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space explorationMicroprocessors & Microsystems10.1016/j.micpro.2013.09.00137:8(966-980)Online publication date: 1-Nov-2013
https://dl.acm.org/doi/10.1016/j.micpro.2013.09.001

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture

A flexible platform for hardware-aware network experiments and a case study on wireless network coding

Design space exploration for low-power reconfigurable fabrics

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations