research-article

JOM: A Joint Operation Mechanism for NAND Flash Memory

Authors:

Syuan-An ChenAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 15, Issue 4

Article No.: 74, Pages 1 - 26

https://doi.org/10.1145/2915916

Published: 02 August 2016 Publication History

Abstract

In the storage systems of NAND flash memory, an intermediate software called a Flash Translation Layer (FTL) is adopted to hide the characteristics of NAND flash memory and provide efficient management for NAND flash memory. Current flash translation layers can be classified into a page-mapping FTL, a block-mapping FTL, and a hybrid-mapping FTL. In order to utilize the advantages of the page-mapping FTL and the block-mapping FTL, the hybrid-mapping FTL is proposed to store data to the appropriate mapping mechanism by switching the mapping information between the page-mapping mechanism and the block-mapping mechanism. In the article, we propose a joint operation mechanism to rethink the advantages of the page-mapping FTL, the block-mapping FTL, and the hybrid-mapping FTL. With the joint operation mechanism, a flash translation layer can consider the main memory requirements, improve the system performance, and reduce the garbage collection overhead. The experimental results show that the proposed joint operation mechanism can achieve the goal under realistic workloads and benchmarks.

References

[1]

Ken Bates and Bruce McNutt. 2007. OLTP Application I/O. http://traces.cs.umass.edu/index.php/Storage/Storage

[2]

MeiLing Chiang and Ruei Chuan Chang. 1999. Cleaning policies in mobile computers using flash memory. Journal of Systems and Software 48 (1999), 213--231.

Digital Library

[3]

Hyunjin Cho, Dongkun Shin, and Young Ik Eom. 2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 507--512.

Digital Library

[4]

Tae Sun Chung, Dong Joo Park, Sangwon Park, Dong Ho Lee, Sang Won Lee, and Ha Joo Song. 2009. A survey of flash translation layer. Journal of Systems Architecture 55, 5-6 (2009), 332--343.

Digital Library

[5]

Disk Monitor. 2006. http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx.

[6]

Futuremark Benchmark Development (PCMark). 2013. http://www.futuremark.com/benchmarks/pcmark.

[7]

Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 229--240.

Digital Library

[8]

Jeong Uk Kang, Heeseung Jo, Jin Soo Kim, and Joonwon Lee. 2010. A superblock-based flash translation layer for NAND flash memory. ACM Transactions on Embedded Computing Systems (TECS) 9, 4 (March 2010), 1--41.

Digital Library

[9]

Atsuo Kawaguchi, Shingo Nishioka, and Hiroshi Motoda. 1995. A flash-memory based file system. In Proceedings of the 1995 USENIX Technical Conference. 155--164.

Digital Library

[10]

Jesung Kim, Jong Min Kim, S. H. Noh, Sang Lyul Min, and Yookun Cho. 2002. A space-efficient flash translation layer for compactflash systems. IEEE Transactions on Consumer Electronics 48, 2 (May 2002), 366--375.

Digital Library

[11]

Sungjin Lee, Dongkun Shin, Young-Jin Kim, and Jihong Kim. 2008. LAST: Locality-aware sector translation for NAND flash memory-based storage systems. ACM SIGOPS Operating Systems Review 42, 6 (Octobor 2008), 36--42.

Digital Library

[12]

Macronix Product Detail. 2016. http://www.macronix.com/Lists/DataSheet/Attachments/1642/MX30LF1208AA&percnt;,20&percnt;3V,&percnt;20512Mb,&percnt;20v1.3.pdf.

[13]

Sang Won Lee, Dong Joo Park, Tae Sun Chung, Dong Ho Lee, Sangwon Park, and Ha Joo Song. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems (TECS) 6, 3 (July 2007), 1--27.

Digital Library

[14]

Duo Liu, Yi Wang, Zhiwei Qin, Zili Shao, and Yong Guan. 2012. A space reuse strategy for flash translation layers in SLC nand flash memory storage systems. IEEE Transactions Very Large Scale Integration Systems 20, 6 (June 2012), 1094--1107.

Digital Library

[15]

Dongzhe Ma, Jianhua Feng, and Guoliang Li. 2014. A survey of address translation technologies for flash memories. ACM Computing Surveys (CSUR) 46, 3 (January 2014).

Digital Library

[16]

Chanik Park, Wonmoon Cheon Jeonguk Kang, Kangho Roh, Wonhee Cho, and Jin Soo Kim. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems (TECS) 7, 4 (July 2008), 1--23.

Digital Library

[17]

Dongchul Park, Biplob Debnath, and David H. C. Du. 2010. CFTL: A convertible flash translation layer adaptive to data access patterns. In ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. 365--366.

Digital Library

[18]

Dongchul Park and David Du. 2011. Hot data identification for flash-based storage systems using multiple bloom filters. In IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST). 1--11.

Digital Library

[19]

Alex Schepeljanski. 2016. AS SSD Benchmark. http://www.snapfiles.com/get/ssdbenchmark.html.

[20]

Vishal Sharda, Swaroop Kavalanekar, and Bruce Worthington. 2011. IOTTA Repository. http://iotta.snia.org/traces/158.

[21]

Yi Wang, Min Huang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, and Nikil D. Dutt. 2014a. A reliability-aware address mapping strategy for NAND flash memory storage systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) 33, 11 (November 2014), 1623--1631.

[22]

Yi Wang, Zili Shao, Henry C. B. Chan, Luis Angel D. Bathen, and Nikil D. Dutt. 2014b. A reliability enhanced address mapping strategy for three-dimensional (3-D) NAND flash memory. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) 22, 11 (November 2014), 2402--2410.

Cited By

Hsu YWu CTsai YLiu C(2023)A Granularity-Based Clustering Method for Reducing Write Amplification in Solid-State DrivesACM Transactions on Embedded Computing Systems10.1145/360577922:4(1-32)Online publication date: 21-Jun-2023
https://dl.acm.org/doi/10.1145/3605779
Wu CWang T(2017)A demand-based caching method for garbage collection in flash-memory embedded systems2017 IEEE 6th Global Conference on Consumer Electronics (GCCE)10.1109/GCCE.2017.8229472(1-5)Online publication date: Oct-2017
https://doi.org/10.1109/GCCE.2017.8229472
Wu CWu DChou HCheng C(2017)Rethink the Design of Flash Translation Layers in a Component-Based ViewIEEE Access10.1109/ACCESS.2017.27185595(12895-12912)Online publication date: 2017
https://doi.org/10.1109/ACCESS.2017.2718559
Show More Cited By

Index Terms

JOM: A Joint Operation Mechanism for NAND Flash Memory

Recommendations

PTL: PRAM translation layer

In this paper, we attempt to replace NAND Flash memory with PRAM, while PRAM initially targets replacing NOR Flash memory. To achieve it, we need to handle wear-leveling issue of PRAM since the maximum number of writes in PRAM is only 10^6. Thus, we ...
Energy-aware demand paging on NAND flash-based embedded storages
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

The ever-increasing requirement for high-performance and huge-capacity memories of emerging embedded applications has led to the widespread adoption of SDRAM and NAND flash memory as main and secondary memories, respectively. In particular, the use of ...
An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems

During past decades, the capacity of NAND flash memory has been increasing dramatically, leading to the use of nonvolatile flash in the system’s memory hierarchy. The increasing capacity of NAND flash memory introduces a large RAM footprint to store the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 15, Issue 4

Special Issue on ESWEEK2015 and Regular Papers

August 2016

411 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/2982215

Editor:
Sandeep K. Shukla
Indian Institute of Technology, India

Issue’s Table of Contents

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 02 August 2016

Accepted: 01 April 2016

Revised: 01 January 2016

Received: 01 February 2015

Published in TECS Volume 15, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Ministry of Science and Technology

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
203
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Hsu YWu CTsai YLiu C(2023)A Granularity-Based Clustering Method for Reducing Write Amplification in Solid-State DrivesACM Transactions on Embedded Computing Systems10.1145/360577922:4(1-32)Online publication date: 21-Jun-2023
https://dl.acm.org/doi/10.1145/3605779
Wu CWang T(2017)A demand-based caching method for garbage collection in flash-memory embedded systems2017 IEEE 6th Global Conference on Consumer Electronics (GCCE)10.1109/GCCE.2017.8229472(1-5)Online publication date: Oct-2017
https://doi.org/10.1109/GCCE.2017.8229472
Wu CWu DChou HCheng C(2017)Rethink the Design of Flash Translation Layers in a Component-Based ViewIEEE Access10.1109/ACCESS.2017.27185595(12895-12912)Online publication date: 2017
https://doi.org/10.1109/ACCESS.2017.2718559
Sung HWu CTekilu D(2016)Collaboration of Merge Operations in Hybrid-Mapped Flash Translation Layers with the Multi-Controller DesignProceedings of the International Conference on Research in Adaptive and Convergent Systems10.1145/2987386.2987395(181-186)Online publication date: 11-Oct-2016
https://dl.acm.org/doi/10.1145/2987386.2987395

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents