Cited By
View all- Yang X(2014)Path-Dividing Based Scheduling Algorithm for Reducing Energy Consumption of Clustered VLIW ArchitecturesIEEE Transactions on Computers10.1109/TC.2013.13863:10(2526-2539)Online publication date: Oct-2014
A power-effective scan architecture using scan flip-flops clustering and post-generation filling
Authors: 
Zhen Chen, Dong Xiang, Boxue YinAuthors Info & Claims
Pages 517 - 522
Abstract
In this paper, we propose a novel way to save test power, using the DFT based technique as basic method and post-generation filling as complementary. In this architecture, two methods of clustering flip-flops into scan chains are presented. One is clustering scan flip-flops into two parts to save capture power, and the other is clustering scan flip-flops of each part into scan chains to save shift power. By partitioning the scan flip-flops into two parts, the capture operation is cut into two sequential steps, which can effectively reduce the capture power. By partitioning flip-flops with common successors into one chain, we can make sure that, only one or a small part of scan chains are active during the shifting phase. For other scan chains, filling strategy is used as complementary method to further reduce test power. This architecture can effectively reduce the test time too. Experimental results show that average power reduction of 91.81% and average peak power reduction of 49.35% can be achieved, comparing to the ordinary full-scan architecture.
References
[1]
Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, A. Virazel, "Design of routing-constrained low power scan chains," in Proc. of DATE 2004, pp. 62--67.
[2]
K. M. Butler, "Minimizing power consumption in scan testing: pattern generation and DFT techniques," in Proc. of ITC 2004, pp. 355--364.
[3]
A. Chandra and K. Chakrabarty, "Low-power scan testing and test data compression for systems-on-a-chip," IEEE Trans. on Computer-Aided Design, vol. 21, no. 5, pp. 597--604, 2002.
[4]
J. Chen, C. Yang, and K. J. Lee,"Test pattern generation and clock disabling for simultaneous test time and power reduction," IEEE Trans. on Computer-Aided Design, vol. 22, no. 3, pp. 363--370, Mar. 2003.
[5]
X. Chen, Michael S. Hsiao, "An overlapping scan architecture for reducing both test time and test power by pipelining fault detection," IEEE Trans. on VLSI System, vol. 15, no. 4, pp. 404--413, Apr. 2007.
[6]
K. Y. Cho, S. Mitra, E. J. McCluskey, "California scan architecture fro high quanlity and low power testing," in Proc. of ITC 2007, paper 25.2.
[7]
M. Elm, H. J. Wunderlich, M. E. Imhof, C. G. Zoellin, J. Leenstra, and N. Maeding, "Scan Chain Clustering for Test Power Reduction," in proc. of DAC, pp. 828--833, 2008.
[8]
N. Nicolici and B. M. Al-Hashimi,"Multiple scan chains for power minimization during test application in sequential circuits," IEEE Trans. on Computers, vol. 51, pp. 721--734, June 2002.
[9]
S. Remersaro, X. Lin, Z. Zhang, S. M. Reddy, I. Pomeranz, and J. Rajski,"Preferred fill: a scalable method to reduce capture power for scan based designs," in Proc. of ITC 2006, paper 32.2.
[10]
S. Remersaro, X. Lin, S. M. Reddy, I. Pomeranz, and J. Rajski,"Low shift and capture power scan test," in Proc. of VLSID 2007, pp.793--798.
[11]
P. Rosinger, B. M. Al-Hashimi, and N. Nicolici,"Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction," IEEE Trans. on Computer-Aided Design, Vol. 23, no. 7, pp. 1142--1153, July, 2004.
[12]
R. Sankaralingam and N. A. Touba,"Controlling peak power during scan testing," in Proc. of VTS 2002, pp. 153--159.
[13]
R. Sankaralingam, B. Pouya, and N. A. Touba, "Reducing power dissipation during test using scan chain disable," in Proc. of VTS, pp. 319--324, 2001.
[14]
J. Saxena, K. M. Butler, and L. Whetsel,"An analysis of power reduction techniques in scan testing," in Proc. of ITC 2001, pp. 670--677.
[15]
O. Sinanoglu and A. Orailoglu, "A novel scan architecture for power e±cient, rapid test," in Proc. of ICCAD 2002, pp. 299--303.
[16]
S. Wang and S. K. Gupta,"ATPG for heat dissipation minimization during test application," IEEE Trans. on Computers, vol. 47, pp. 256--262, Feb. 1998.
[17]
X. Wen, S. Kajihara, K. Miyase, T. Suzuki, K. K. Saluja, L. T. Wang, K. S. Abdel-Hafez, and K. Kinoshita, "A new ATPG method for e±cient capture power reduction during scan testing," in Proc. of VTS 2006, pp. 58--65.
[18]
L. Whetsel,"Adapting scan architectures for low power operation," in Proc. of ITC 2000, pp. 863--872. http://www.iwls.org/iwls2005/benchmarks.html."
Index Terms
- A power-effective scan architecture using scan flip-flops clustering and post-generation filling
Recommendations
Scan chain clustering for test power reduction
DAC '08: Proceedings of the 45th annual Design Automation ConferenceAn effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-flops into scan chains, which determines how many chains can be ...
Cost-free scan: a low-overhead scan path design methodology
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided designConventional scan design imposes considerable area and delay overhead by using larger scan flip-flops and additional scan wires without utilizing the functionality of the combinational logic. We propose a novel low-overhead scan design methodology, ...
Design for Cost Effective Scan Testing by Reconfiguring Scan Flip-Flops
ATS '05: Proceedings of the 14th Asian Test Symposium on Asian Test SymposiumA new scan architecture called reconfigured scan forest is proposed for cost-effective scan testing. Multiple scan flip-flops can be grouped based on structural analysis that avoids new untestable faults due to new reconvergen t fanouts. The proposed ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
May 2009
558 pages
ISBN:9781605585222
DOI:10.1145/1531542
- Co-chair:
- Fabrizio Lombardi,
- General Chairs:
- Sanjukta Bhanja,
- Yehia Massoud,
- Program Chair:
- R. Iris Bahar
Copyright © 2009 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 10 May 2009
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 127Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 23 Feb 2025
Other Metrics
Citations
Cited By
View all- Yang X(2014)Path-Dividing Based Scheduling Algorithm for Reducing Energy Consumption of Clustered VLIW ArchitecturesIEEE Transactions on Computers10.1109/TC.2013.13863:10(2526-2539)Online publication date: Oct-2014
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in