Nothing Special   »   [go: up one dir, main page]

skip to main content
article
Free access

A VLIW architecture for optimal execution of branch-intensive loops

Published: 10 December 1992 Publication History
First page of PDF

References

[1]
R.P. Colwell, et al, "Architecture and Implementation of a VLIW Supercomputer', Supercomputing '90, 1990
[2]
J.C. Dehnen et al, 'Overlapped Loop Support in the Cydra 5', Prec. of ASPICS HI, April 1989
[3]
K. Ebcioglu, 'Some Design Ideas for a VLIW Architecture for Sequential-Natured $o~ware', Proc. of the IFIP Working Conf. on Parallel Processing, April 1988
[4]
J.A. Fisher, et el, 'Parallel Processing: A Smart Compiler and A Dumb Machine', Proc. of the 1984 SIGPLAN Symposium on Compiler Construction, 1984
[5]
Joseph A. Fisher and B. R. Rau, "Instruction-Level Parallel Processing', Science, Sept. 1991
[6]
J. Labrousse and G.A. $1avenburg, 'CREAT- LIFE: A Modular Design Approach for High Performance ASIC's', COMPCON 90'
[7]
M.S. Lam, 'A Systolic Array Optimizing Compiler', Ph.D. Thesis, Carnegie Mellon University, May 1987
[8]
S. Lee and R. Oupta, 'Executing Loops on a Fine-Grained MIMD Architecture', Prec. of MICRO-24, pp 199-205, Dec. 1991
[9]
A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Word Architectures', IEEE Trans. on Computers C-33(11), pp968-976, Nov. 1984
[10]
B.R. Rau, et al, Cydrome inc. 'The Cydra S Departmental Supercomputcr: Design Philosophies, Decisions and Trade-offs", IEEE Computer Jan. 1989
[11]
B. Su, et al, "URPR-An Extension of URCR for software Pipelining", Proc. of MICRO-19, 1986
[12]
B. Su, et al, "GURPR-A method for Global Software Pipelining', Proc. of MICRO-20, 1987
[13]
B. Su, et al, 'A Software PipeUning Based VLIW Architecture and Optimization Compiler', Proc. of MICRO-23, 1990
[14]
B.Su et al, 'GURPR*: A New Global Software Pipelining Algorithm', Proc. of MICRO-24, 1991.
[15]
S.H. Wang and A.K. Uht, "Ideograph/Ideogram: Framework/Hardware for Eager Evaluation', Prec. of Micro 23, 1990
[16]
W.D. Wall, "Limits of Instruction- Level Parallelism", Proc. of 4th tnt'l Conf. ASPLOS, CA April 1991, pp176-188
[17]
S.H. Wang, 'Enhancing Concurrent Program Execution with Eager Evaluation', Technical Report Number CS91-203, Dept. of CSE, Univ. of California San Diego, June 1991
[18]
A. Wolfe, I. P. Shen, 'A Variable Instruction Stream Extension to the VLIW Architecture', Proc. of 4th Int'l Conf. ASPLOS, CA, April 1991, pp2-14

Cited By

View all

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 December 1992
Published in SIGMICRO Volume 23, Issue 1-2

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)89
  • Downloads (Last 6 weeks)8
Reflects downloads up to 02 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2011)Beryllium and Beryllium Alloys and CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub3(1-25)Online publication date: 14-Oct-2011
  • (2002)Beryllium, Beryllium Alloys, and Beryllium CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub2Online publication date: 20-Dec-2002
  • (1993)Superblock formation using static program analysisProceedings of the 26th Annual International Symposium on Microarchitecture10.1109/MICRO.1993.282760(247-255)Online publication date: 1993
  • (1993)Efficient scheduling of fine grain parallelism in loopsProceedings of the 26th Annual International Symposium on Microarchitecture10.1109/MICRO.1993.282736(2-11)Online publication date: 1993
  • (1993)A VLIW architecture based on shifting register filesProceedings of the 26th annual international symposium on Microarchitecture10.5555/255235.255300(263-268)Online publication date: 1-Dec-1993
  • (1993)GPMB—software pipelining branch-intensive loopsProceedings of the 26th annual international symposium on Microarchitecture10.5555/255235.255243(21-30)Online publication date: 1-Dec-1993

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media