research-article

ORION 2.0: A Power-Area Simulator for Interconnection Networks

Authors:

Andrew B. Kahng,

Bin Li,

Li-Shiuan Peh,

Kambiz SamadiAuthors Info & Claims

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 20, Issue 1

Pages 191 - 196

https://doi.org/10.1109/TVLSI.2010.2091686

Published: 01 January 2012 Publication History

Abstract

As industry moves towards multicore chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constraint, early-stage estimation of NoC power has become crucially important. In this work, we present ORION 2.0, an enhanced NoC power and area simulator, which offers significant accuracy improvement relative to its predecessor, ORION 1.0.

Cited By

View all

Gebregiorgis ADu Nguyen HYu JBishnoi RTaouil MCatthoor FHamdioui S(2022)A Survey on Memory-centric Computer ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/354497418:4(1-50)Online publication date: 25-Oct-2022
https://dl.acm.org/doi/10.1145/3544974
Trajkovic JKarimi SHangsan SZhang W(2022)Prediction Modeling for Application-Specific Communication Architecture Design of Optical NoCACM Transactions on Embedded Computing Systems10.1145/352024121:4(1-29)Online publication date: 23-Aug-2022
https://dl.acm.org/doi/10.1145/3520241
Karkar ADahir NMak TTong K(2022)Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon EraACM Journal on Emerging Technologies in Computing Systems10.1145/350177118:3(1-18)Online publication date: 22-Mar-2022
https://dl.acm.org/doi/10.1145/3501771
Show More Cited By

Recommendations

ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration
DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

As industry moves towards many-core chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constraint, early-stage estimation of NoC power has become crucially important. ...
Orion: a power-performance simulator for interconnection networks
MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture

With the prevalence of server blades and systems-on-a-chip (SoCs), interconnection networks are becoming an important part of the microprocessor landscape. However, there is limited tool support available for their design. While performance simulators ...
Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate InfiniBand
HOTI '08: Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects

High-performance systems are undergoing a major shift as commodity multi-core systems become increasingly prevalent. As the number of processes per compute node increase, the other parts of the system must also scale appropriately to maintain a balanced ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 20, Issue 1

January 2012

200 pages

ISSN:1063-8210

Issue’s Table of Contents

Publisher

IEEE Educational Activities Department

United States

Publication History

Published: 01 January 2012

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

70
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gebregiorgis ADu Nguyen HYu JBishnoi RTaouil MCatthoor FHamdioui S(2022)A Survey on Memory-centric Computer ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/354497418:4(1-50)Online publication date: 25-Oct-2022
https://dl.acm.org/doi/10.1145/3544974
Trajkovic JKarimi SHangsan SZhang W(2022)Prediction Modeling for Application-Specific Communication Architecture Design of Optical NoCACM Transactions on Embedded Computing Systems10.1145/352024121:4(1-29)Online publication date: 23-Aug-2022
https://dl.acm.org/doi/10.1145/3520241
Karkar ADahir NMak TTong K(2022)Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon EraACM Journal on Emerging Technologies in Computing Systems10.1145/350177118:3(1-18)Online publication date: 22-Mar-2022
https://dl.acm.org/doi/10.1145/3501771
Yadav SRaj R(2022)Power efficient network selector placement in control plane of multiple networks-on-chipThe Journal of Supercomputing10.1007/s11227-021-04098-478:5(6664-6695)Online publication date: 1-Apr-2022
https://dl.acm.org/doi/10.1007/s11227-021-04098-4
Zhuo YChen JRao GLuo QWang YYang HQian DQian X(2021)Distributed Graph Processing System and Processing-in-memory Architecture with Precise Loop-carried Dependency GuaranteeACM Transactions on Computer Systems10.1145/345368137:1-4(1-37)Online publication date: 1-Jul-2021
https://dl.acm.org/doi/10.1145/3453681
Shafi OBashir J(2021)FreqCounterJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102252119:COnline publication date: 1-Oct-2021
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102252
Faisal FRahman MInoguchi Y(2021)3D-TTN: a power efficient cost effective high performance hierarchical interconnection network for next generation green supercomputerCluster Computing10.1007/s10586-021-03297-124:4(2897-2908)Online publication date: 1-Dec-2021
https://dl.acm.org/doi/10.1007/s10586-021-03297-1
Arora AShukla N(2020)A Congestion Controlled and Load Balanced Selection Strategy for Networks on ChipInternational Journal of Distributed Systems and Technologies10.4018/IJDST.202001010111:1(1-14)Online publication date: 1-Jan-2020
https://dl.acm.org/doi/10.4018/IJDST.2020010101
Bashir JSarangi S(2020)GPUOPTACM Journal on Emerging Technologies in Computing Systems10.1145/341685017:1(1-26)Online publication date: 22-Sep-2020
https://dl.acm.org/doi/10.1145/3416850
Bashir JSarangi S(2019)Predict, Share, and Recycle Your Way to Low-power Nanophotonic NetworksACM Journal on Emerging Technologies in Computing Systems10.1145/335658516:1(1-26)Online publication date: 15-Oct-2019
https://dl.acm.org/doi/10.1145/3356585
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Orion: a power-performance simulator for interconnection networks

Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate InfiniBand

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations