Automating the Generation of Programs Maximizing the Repeatable Constant Switching Activity in Microprocessor Units via MaxSAT
Authors: 
Nikolaos Ioannis Deligiannis, Tobias Faller, Riccardo Cantoro, Tobias Paxian, Bernd Becker, 
Matteo Sonza ReordaAuthors Info & Claims
Pages 4270 - 4281
Abstract
Throughout device testing, one key parameter to be considered is the switching activity (SWA) of the circuit under test (CUT). To avoid unwanted scenarios due to excessive power consumption during test, in most cases the SWA of the CUTs must be retained to a minimal value when the test stimulus is applied. However, there are specific cases where the opposite, namely, the SWA maximization within the CUT, or a certain submodule of it, can be proven beneficial. For example, during dynamic burn-in testing we aim at maximizing the internal stress by applying suitable stimuli. This can be done in a functional manner by following the software-based self-test paradigm. However, generating such suitable programs represents a costly and arduous task for the test engineers. We consider the case where the CUT is a pipelined processor core and we aim to maximize the SWA of certain core submodules. We present a comprehensive methodology based on formal methods, able to automatically generate the best two-instruction stress-inducing sequence for the targeted processor module. The generated stimulus is composed of a short, arbitrarily long repeatable sequence of a pair of assembly instructions, thus, guaranteeing the maximum possible constant SWA. The proposed method was applied to the OpenRISC 1200 and the RI5CY (PULP) processor cores demonstrating its effectiveness when compared to other methods. We show that the time for generating the best repeatable instruction sequence is limited in most cases, while the generated sequence can always achieve a significantly higher repeatable and constant SWA than other solutions.
References
[1]
R.-P. Vollertsen, “Burn-in,” in Proc. IEEE Int. Integr. Rel. Workshop, 1993, pp. 167–173.
[2]
T. M. Mak, “Infant mortality—The lesser known reliability issue,” in Proc. 13th IEEE Int. On-Line Test. Symp., 2007, p. 122.
[3]
C. Ascarrunz, “HALT: Bridging the gap between theory and practice,” in Proc. IEEE Int. Test Conf., 1994, pp. 548–554.
[4]
C. Laplante, “Improving reliability throughout the product life cycle,” in Proc. Annu. Rel. Maintain. Symp., 2018, pp. 1–4.
[5]
B. Peng, I. Y. Chen, S. Y. Kuo, and C. Bolger, “IC HTOL test stress condition optimization,” in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., 2004, pp. 272–279.
[6]
C. He, “Advanced burn-in—An optimized product stress and test flow for automotive microcontrollers,” in Proc. Int. Test Conf., 2019, pp. 1–6.
[7]
Y. H. Ng, Y. H. Low, and S. Demidenko, “Improving efficiency of IC burn-in testing,” in Proc. IEEE Instrum. Meas. Technol. Conf., 2008, pp. 1685–1689.
[8]
M. F. Zakaria, Z. A. Kassim, M. P. L. Ooi, and S. Demidenko, “Reducing burn-in time through high-voltage stress test and Weibull statistical analysis,” IEEE Design Test. Comput., vol. 23, no. 2, pp. 88–98, Mar./Apr. 2006. 10.1109/MDT.2006.50.
[9]
N. Aghaee, Z. Peng, and P. Eles, “Temperature-gradient-based burn-in and test scheduling for 3-D stacked ICs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 12, pp. 2992–3005, Dec. 2015. 10.1109/TVLSI.2014.2380477.
[10]
R. Cantoro, M. S. Reorda, A. Rohani, and H. G. Kerkhoff, “On the maximization of the sustained switching activity in a processor,” in Proc. 21st IEEE Int. On-Line Test. Symp., 2015, pp. 34–35.
[11]
N. I. Deligiannis, R. Cantoro, T. Faller, T. Paxian, B. Becker, and M. S. Reorda, “Effective SAT-based solutions for generating functional sequences maximizing the sustained switching activity in a pipelined processor,” in Proc. IEEE 30th Asian Test Symp. (ATS), 2021, pp. 73–78.
[12]
Y. Zhang, Z. Peng, J. Jiang, H. Li, and M. Fujita, “Temperature-aware software-based self-testing for delay faults,” in Proc. Design, Autom. Test Europe, 2015, pp. 423–428.
[13]
N. Hage, R. Gulve, M. Fujita, and V. Singh, “Instruction-based self-test for delay faults maximizing operating temperature,” in Proc. IEEE 23rd Int. Symp. On-Line Test. Robust Syst. Design, 2017, pp. 259–264.
[14]
I. Polianet al., “Exploring the mysteries of system-level test,” in Proc. Asian Test Symp., 2020, pp. 1–6.
[15]
D. Appello, H. H. Chen, M. Sauer, I. Polian, P. Bernardi, and M. S. Reorda, “System-level test: State of the art and challenges,” in Proc. IEEE Int. Symp. On-Line Test. Robust Syst. Design (IOLTS), 2021, pp. 1–7.
[16]
N. I. Deligiannis, R. Cantoro, and M. S. Reorda, “Maximizing the switching activity of different modules within a processor core via evolutionary techniques,” in Proc. Euromicro Digit. Syst. Design (DSD), 2021, pp. 535–540.
[17]
W. Ruggeriet al., “Innovative methods for burn-in related stress metrics computation,” in Proc. Int. Conf. Design Technol. Integr. Syst. Nanoscale Era (DTIS), 2021, pp. 1–6.
[18]
S. Chowdhury and J. S. Barkatullah, “Estimation of maximum currents in MOS IC logic circuits,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 9, no. 6, pp. 642–654, Jun. 1990. 10.1109/43.55194.
[19]
H. Kriplani, F. Najm, and I. Hajj, “Maximum current estimation in CMOS circuits,” in Proc. Design Autom. Conf., 1992, pp. 2–7.
[20]
J. Monteiro, S. Devadas, A. Ghosh, K. Keutzer, and J. White, “Estimation of average switching activity in combinational logic circuits using symbolic simulation,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 1, pp. 121–127, Jan. 1997. 10.1109/43.559336.
[21]
C.-Y. Wang and K. Roy, “Maximum power estimation for CMOS circuits using deterministic and statistical approaches,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 1, pp. 134–140, Mar. 1998. 10.1109/92.661255.
[22]
S. Devadas, J. White, and K. Keutzer, “Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 11, no. 3, pp. 373–383, Mar. 1992. 10.1109/43.124424.
[23]
K. C. Huang, C. L. Lee, and J. E. Chen, “Maximization of power dissipation under random excitation for burn-in testing,” in Proc. Int. Test Conf., 1998, pp. 567–576.
[24]
A. A. Sagahyroon, “Maximizing heat dissipation for burn-in testing,” in Proc. IEEE Can. Conf. Elect. Comput. Eng., 2002, pp. 399–402.
[25]
M. Y. Z. Farid and N. Najm, “Extreme delay sensitivity and the worst-case switching activity in VLSI circuits,” in Proc. 32nd Annu. ACM/IEEE Design Autom. Conf., 1995, pp. 623–627.
[26]
S. Manich and J. Figueras, “Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model,” in Proc. Eur. Conf. Design Test, 1997, pp. 597–602.
[27]
W. Qing, Q. Qinru, and M. Pedram, “Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 8, pp. 942–956, Aug. 2001. 10.1109/43.936376.
[28]
F. A. Aloul and A. Sagahyroon, “Estimation of the weighted maximum switching activity in combinational CMOS circuits,” in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 2929–2932.
[29]
F. A. Aloul and A. Sagahyroon, “Using SAT techniques in dynamic burn-in vector generation,” in Proc. 15th IEEE Mediterr. Electrotech. Conf., 2010, pp. 1448–1452.
[30]
D. Appelloet al., “A comprehensive methodology for stress procedures evaluation and comparison for burn-in of automotive SoC,” in Proc. IEEE Design, Autom. Test Europe Conf. Exhibit., 2017, pp. 646–649.
[31]
N. I. Deligiannis, R. Cantoro, M. Sauer, B. Becker, and M. S. Reorda, “New techniques for the automatic identification of uncontrollable lines in a CPU core,” in Proc. VLSI Test Symp. (VTS), 2021, pp. 1–7.
[32]
T. Larrabee, “Test pattern generation using Boolean satisfiability,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 11, no. 1, pp. 4–5, Jan. 1992. 10.1109/43.108614.
[33]
G. S. Tseitin, On the Complexity of Derivation in Propositional Calculus. Heidelberg, Germany: Springer, 1983, pp. 466–483.
[34]
T. Faller, P. Scholl, T. Paxian, and B. Becker, “Towards SAT-based SBST generation for RISC-V cores,” in Proc. Latin Amer. Test Symp. (LATS), 2021, pp. 1–2.
[35]
M. Sauer, B. Becker, and I. Polian, “PHAETON: A SAT-based framework for timing-aware path Sensitization,” IEEE Trans. Comput., vol. 65, no. 6, pp. 1869–1881, Jun. 2016. 10.1109/TC.2015.2458869.
[36]
S. Gurumurthy, R. Vemu, J. A. Abraham, and D. G. Saab, “Automatic generation of instructions to robustly test delay defects in processors,” in Proc. 12th IEEE Eur. Test Symp. (ETS), 2007, pp. 173–178.
[37]
P. Raiola, J. Burchard, F. Neubauer, D. Erb, and B. Becker, “Evaluating the effectiveness of D-chains in SAT-based ATPG and diagnostic TPG,” J. Electron. Test. Theory Appl., vol. 33, Dec. 2017, pp. 751–767. 10.1007/s10836-017-5693-6.
[38]
A. Riefert, R. Cantoro, M. Sauer, M. S. Reorda, and B. Becker, “A flexible framework for the automatic generation of SBST programs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 10, pp. 3055–3066, Oct. 2016. 10.1109/TVLSI.2016.2538800.
[39]
“OpenRISC.” Accessed: Feb. 24, 2022. [Online]. Available: https://openrisc. io
[40]
“Silvaco 45nm open cell library.” Accessed: Feb. 24, 2022. [Online]. Available: https://si2. org/ open- cell- library
[41]
“PULP.” Accessed: Feb. 24, 2022. [Online]. Available: https://pulp- platform. org/
[42]
E. Sanchez, M. Schillaci, and G. Squillero, Evolutionary Optimization: The uGP Toolkit. New York, NY, USA: Springer, 2011.
[43]
A. Mahzoon, D. Große, and R. Drechsler, “PolyCleaner: Clean your polynomials before backward rewriting to verify million-gate multipliers,” in Proc. Int. Conf. Comput.-Aided Design, 2018, pp. 1–8.
[44]
D. Kaufmann, A. Biere, and M. Kauers, “Verifying large multipliers by combining SAT and computer algebra,” in Proc. Formal Methods Comput. Aided Design (FMCAD), 2019, pp. 28–36.
Index Terms
- Automating the Generation of Programs Maximizing the Repeatable Constant Switching Activity in Microprocessor Units via MaxSAT
Index terms have been assigned to the content through auto-classification.
Recommendations
Automating the Generation of Programs Maximizing the Sustained Switching Activity in Microprocessor units via Evolutionary Techniques
AbstractDuring device testing, an important parameter to be considered by the test engineers is the switching activity (SWA) of the circuit under test (CUT). It is well known that the SWA must be kept to a minimum in order to avoid ...
Automatic generation of microprocessor test programs
DAC '82: Proceedings of the 19th Design Automation ConferenceThis paper presents an automatic generation system for behavioral test programs of microprocessors. First, the test environment is presented, as well as its consequences on test program generation. In the second part, the test principles are outlined; ...
Design fault directed test generation for microprocessor validation
DATE '07: Proceedings of the conference on Design, automation and test in EuropeFunctional validation of modern microprocessors is an important and complex problem. One of the problems in functional validation is the generation of test cases that has higher potential to find faults in the design. We propose a model based test ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
1937-4151 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.
Publisher
IEEE Press
Publication History
Published: 03 March 2023
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Nov 2024
Other Metrics
Citations
View Options
View options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in