Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree
Authors: 
Changhai Liao, Jun Tao, Xuan Zeng, Yangfeng Su, Dian Zhou, Xin LiAuthors Info & Claims
Pages 971 - 984
Abstract
In this paper, we propose a novel spatial variation modeling method based on hidden Markov tree (HMT) for nanoscale integrated circuits, which could efficiently improve the accuracy of full-wafer/chip spatial variations recovery at extremely low measurement cost. Applying this method, HMT is introduced to set up a statistical model for coefficients after exploring the underlying correlated representation of the spatial variation in the frequency domain. Accordingly, two key inherent properties of the modeling coefficients, i.e., correlations and sparse presentations in the frequency domain, can be captured exactly and the modeling accuracy can be improved evidently. Then, maximum-<italic>a-posteriori</italic> estimation is applied to formulate the original problem as a convex optimization that could be solved efficiently and robustly. Numerical results based on industrial data demonstrate that the proposed method can achieve superior accuracy over other existing approaches including orthogonal matching pursuit, <inline-formula> <tex-math notation="LaTeX">${l} _{1}$ </tex-math></inline-formula>-norm regularization, and reweighted <inline-formula> <tex-math notation="LaTeX">${l} _{1}$ </tex-math></inline-formula>-norm regularization.
References
[1]
Semiconductor Industry Associate. (2013). International Technology Roadmap for Semiconductors. [Online]. Available: http://www.itrs.net/Links/2013ITRS/Home2013.htm
[2]
S. Borkar et al., “Parameter variations and impact on circuits and microarchitecture,” in Proc. IEEE Design Autom. Conf., Anaheim, CA, USA, Jun. 2003, pp. 338–342.
[3]
H. Chang and S. Sapatnekar, “Statistical timing analysis under spatial correlations,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 9, pp. 1467–1482, Sep. 2005.
[4]
C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, and S. Narayan, “First-order incremental block-based statistical timing analysis,” in Proc. IEEE Design Autom. Conf., San Diego, CA, USA, Jul. 2004, pp. 331–336.
[5]
Y. Zhan et al., “Correlation aware statistical timing analysis with non-Gaussian delay distributions,” in Proc. IEEE Design Autom. Conf., Anaheim, CA, USA, Jun. 2005, pp. 77–82.
[6]
K. Heloue and F. Najm, “Statistical timing analysis with two-sided constraints,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2005, pp. 829–836.
[7]
M. Mani, A. Singh, and M. Orshansky, “Joint design-time and postsilicon minimization of parametric yield loss using adjustable robust optimization,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2006, pp. 19–26.
[8]
S. Kulkarni, D. Sylvester, and D. Blaauw, “A statistical framework for post-silicon tuning through body bias clustering,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2006, pp. 39–46.
[9]
Q. Liu and S. Sapatnekar, “Synthesizing a representative critical path for post-silicon delay prediction,” in Proc. IEEE Int. Symp. Phys. Design, San Diego, CA, USA, Mar./Apr. 2009, pp. 183–190.
[10]
P. Girard, “Survey of low-power testing of VLSI circuits,” IEEE Des. Test Comput., vol. 19, no. 3, pp. 80–90, May/Jun. 2002.
[11]
M. Bhushan, A. Gattiker, M. Ketchen, and K. Das, “Ring oscillators for CMOS process tuning and variability control,” IEEE Trans. Semicond. Manuf., vol. 19, no. 1, pp. 10–18, Feb. 2006.
[12]
W. R. Mann, F. L. Taber, P. W. Seitzer, and J. J. Broz, “The leading edge of production wafer probe test technology,” in Proc. IEEE Int. Test Conf., Charlotte, NC, USA, Oct. 2004, pp. 1168–1195.
[13]
M. Bushnell and V. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Norwell, MA, USA: Kluwer, 2000.
[14]
X. Li, R. Rutenbar, and R. Blanton, “Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2009, pp. 433–440.
[15]
W. Zhang, X. Li, and R. Rutenbar, “Bayesian virtual probe: Minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference,” in Proc. IEEE Design Autom. Conf., Anaheim, CA, USA, Jun. 2010, pp. 262–267.
[16]
W. Zhang, X. Li, E. Acar, F. Liu, and R. Rutenbar, “Multi-wafer virtual probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2010, pp. 47–54.
[17]
H. Chang, K. Cheng, W. Zhang, X. Li, and K. Butler, “Test cost reduction through performance prediction using virtual probe,” in Proc. IEEE Int. Test Conf., Anaheim, CA, USA, Sep. 2011, pp. 1–9.
[18]
W. Zhang, K. Balakrishnan, X. Li, D. Boning, and R. Rutenbar, “Toward efficient spatial variation decomposition via sparse regression,” in Proc. IEEE Int. Conf. Comput. Aided Design, San Jose, CA, USA, Nov. 2011, pp. 162–169.
[19]
W. Zhang et al., “Virtual probe: A statistical framework for low-cost silicon characterization of nanoscale integrated circuits,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 12, pp. 1814–1827, Dec. 2011.
[20]
W. Zhang, X. Li, S. Saxena, A. Strojwas, and R. Rutenbar, “Automatic clustering of wafer spatial signatures,” in Proc. IEEE Design Autom. Conf., Austin, TX, USA, May/Jun. 2013, pp. 1–6.
[21]
W. Zhang et al., “Efficient spatial pattern analysis for variation decomposition via robust sparse regression,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 7, pp. 1072–1085, Jul. 2013.
[22]
H. Goncalves et al., “A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits,” in Proc. IEEE Design Autom. Test Eur. Conf., Grenoble, France, Mar. 2015, pp. 1042–1047.
[23]
N. Kupp, K. Huang, J. Carulli, and Y. Makris, “Spatial estimation of wafer measurement parameters using Gaussian process models,” in Proc. IEEE Int. Test Conf., Anaheim, CA, USA, Nov. 2012, pp. 1–8.
[24]
N. Kupp, K. Huang, J. Carulli, and Y. Makris, “Spatial correlation modeling for probe test cost reduction in RF devices,” in Proc. IEEE Int. Conf. Comput.-Aided Design, San Jose, CA, USA, Nov. 2012, pp. 23–29.
[25]
K. Huang, N. Kupp, J. Carulli, and Y. Makris, “Handling discontinuous effects in modeling spatial correlation of wafer-level analog/RF tests,” in Proc. IEEE Design Autom. Test Eur. Conf., Grenoble, France, Mar. 2013, pp. 553–558.
[26]
K. Huang, N. Kupp, J. Carulli, and Y. Makris, “On combining alternate test with spatial correlation modeling in analog/RF ICs,” in Proc. IEEE Eur. Test Symp., Avignon, France, May 2013, pp. 64–69.
[27]
R. Baraniuk, “Compressive sensing,” IEEE Signal Process. Mag., vol. 24, no. 4, pp. 118–121, Jul. 2007.
[28]
D. Donoho, “Compressed sensing,” IEEE Trans. Inf. Theory, vol. 52, no. 4, pp. 1289–1306, Apr. 2006.
[29]
E. J. Candes, “Compressive sampling,” in Proc. Int. Congr. Math., vol. 3. Madrid, Spain, 2006, pp. 1433–1452.
[30]
J. Tropp and S. Wright, “Computational methods for sparse solution of linear inverse problems,” Proc. IEEE, vol. 98, no. 6, pp. 948–958, Jun. 2010.
[31]
L. Rabiner, “A tutorial on hidden Markov models and selected applications in speech recognition,” Proc. IEEE, vol. 77, no. 2, pp. 257–286, Feb. 1989.
[32]
M. Crouse, R. Nowak, and R. Baraniuk, “Wavelet-based statistical signal processing using hidden Markov models,” IEEE Trans. Signal Process., vol. 46, no. 4, pp. 886–902, Apr. 1998.
[33]
H. Choi, J. Romberg, R. Baraniuk, and N. Kingsbury, “Hidden Markov tree modeling of complex wavelet transforms,” in Proc. IEEE Int. Conf. Acoust. Speech Signal Process., Istanbul, Turkey, Jun. 2000, pp. 133–136.
[34]
C. Wu and W. Hsieh, “Digital watermarking using zerotree of DCT,” IEEE Trans. Consum. Electron., vol. 46, no. 1, pp. 87–94, Feb. 2000.
[35]
J. Tropp and A. Gilbert, “Signal recovery from random measurements via orthogonal matching pursuit,” IEEE Trans. Inf. Theory, vol. 53, no. 12, pp. 4655–4666, Dec. 2007.
[36]
E. J. Candes and T. Tao, “Decoding by linear programming,” IEEE Trans. Inf. Theory, vol. 51, no. 12, pp. 4203–4215, Dec. 2005.
[37]
E. J. Candes, M. B. Wakin, and S. P. Boyd, “Enhancing sparsity by reweighted ${l} _{1}$ minimization,” J. Fourier Anal. Appl., vol. 14, nos. 5–6, pp. 877–905, Dec. 2008.
[38]
Z. Xiong, O. G. Guleryuz, and M. T. Orchard, “A DCT-based embedded image coder,” IEEE Signal Process. Lett., vol. 3, no. 11, pp. 289–290, Nov. 1996.
[39]
Z. Xiong, K. Ramchandran, M. Orchard, and Y. Zhang, “A comparative study of DCT- and wavelet-based image coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 9, no. 5, pp. 692–695, Aug. 1999.
[40]
J. Shapiro, “Embedded image coding using zerotrees of wavelet coefficients,” IEEE Trans. Signal Process., vol. 41, no. 12, pp. 3445–3462, Dec. 1993.
[41]
A. Said and W. Pearlman, “A new, fast, and efficient image codec based on set partitioning in hierarchical trees,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 3, pp. 243–250, Jun. 1996.
[42]
E. C. Reed and J. S. Lim, “Efficient coding of DCT coefficients by joint position-dependent encoding,” in Proc. IEEE Int. Conf. Acoust. Speech Signal Process., Seattle, WA, USA, May 1998, pp. 2817–2820.
[43]
A. Nowroz, R. Cochran, and S. Reda, “Thermal monitoring of real processors: Techniques for sensor allocation and full characterization,” in Proc. IEEE Design Autom. Conf., Anaheim, CA, USA, Jun. 2010, pp. 56–61.
[44]
S. Reda and S. Nassif, “Analyzing the impact of process variations on parametric measurements: Novel models and applications,” in Proc. IEEE Design Autom. Test Eur. Conf., Nice, France, Apr. 2009, pp. 375–380.
[45]
S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, U.K.: Cambridge Univ. Press, 2004.
[46]
C. Bishop, Pattern Recognition and Machine Learning. Upper Saddle River, NJ, USA: Prentice-Hall, 2007.
Index Terms
- Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree
Index terms have been assigned to the content through auto-classification.
Recommendations
Hidden Markov models for modeling and recognizing gesture under variation
Hidden Markov modelsConventional application of hidden Markov models to the task of recognizing human gesture may suffer from multiple sources of systematic variation in the sensor outputs. We present two frameworks based on hidden Markov models which are designed to model and ...
Modeling Default Data Via an Interactive Hidden Markov Model
In this paper, we first introduce the use of an interactive hidden Markov model (IHMM) for modeling and analyzing default data in a sector. Under the IHMM, transitions of the hidden risk states of the sector depend on the observed number of bonds in the ...
Uncovering Hidden Spatial Patterns by Hidden Markov Model
GIScience '08: Proceedings of the 5th international conference on Geographic Information ScienceMany spatial data mining and spatial modeling approaches use Euclidean distance in modeling spatial dependence. Although meaningful and convenient, Euclidean distance has weaknesses. These include providing an over simplified representation of spatial ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2015.
Publisher
IEEE Press
Publication History
Published: 01 June 2016
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 23 Sep 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in