Toward Multi-Layer Holistic Evaluation of System Designs
Authors: 
Marios Kleanthous, Yiannakis Sazeides, Emre Ozer, Chrysostomos Nicopoulos, Panagiota Nikolaou, Zacharias HadjilambrouAuthors Info & Claims
Pages 58 - 61
Abstract
The common practice for quantifying the benefit(s) of design-time architectural choices of server processors is often limited to the chip- or server-level. This quantification process invariably entails the use of salient metrics, such as performance, power, and reliability, which capture—in a tangible manner—a designs overall ramifications. This paper argues for the necessity of a more holistic evaluation approach, which considers metrics across multiple integration levels (chip, server and datacenter). In order to facilitate said comprehensive evaluation, we utilize an aggregate metric, e.g. the Total Cost of Ownership (TCO), to harness the complexly of comparing multiple metrics at multiple levels. We motivate our proposition for holistic evaluation with a case study that compares a 2D processor to a 3D processor at various design integration levels. We show that while a 2D processor is clearly the best choice at the processor level, the conclusion is reversed at the data-center level, where the 3D processor becomes a better choice. This result emanates mainly from the performance benefits of processor-DRAM 3D integration, and the ability to amortize (at the datacenter-level) the higher 3D per-server cost and lower reliability by requiring fewer 3D servers to match the same performance.
References
[1]
D. Burger, T. M. Austin, and S. Bennett, “Evaluating future microprocessors: The SimpleScalar Tool Set,” Comput. Sci. Dept., Univ. Wisconsin-Madison, Madison, WI, USA, 1996.
[2]
P. Shivakumar, N. P. Jouppi, and P. Shivakumar, “Cacti 3.0: An integrated cache timing, power, and area model,” HP Labs, Palo Alto, CA, USA, 2001.
[3]
A. Sridhar, A. Vincenzi, M. Ruggiero, T. Brunschwiler, and D. Atienza, “3d-ice: Fast compact transient thermal modeling for 3d-ics with inter-tier liquid cooling,” in Proc. Int. Conf. Comput.-Aided Design, 2010, pp. 463–470.
[4]
J. Srinivasan, S. V. Adve, P. Bose, J. Rivers, and C.-K. Hu, “Ramp: A model for reliability aware microprocessor design,” IBM Research, Yorktown Heights, NY, USA, Tech. Rep. RC23048 (W0312-122), 2003.
[5]
APC. {Online}. Available: http://www.apc.com/tools/isx/tco/, Jun. 2015.
[6]
D. Hardy, M. Kleanthous, I. Sideris, A. Saidi, E. Ozer, and Y. Sazeides, “An analytical framework for estimating TCO and exploring data center design space,” in Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw., 2013, pp. 54–63.
[7]
D. Meisner, J. Wu, and T. F. Wenisch, “Bighouse: A simulation infrastructure for data center systems,” in Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw., 2012, pp. 35–45.
[8]
D. Wong and M. Annavaram, “Knightshift: Scaling the energy proportionality wall through server-level heterogeneity,” Proc. 45th Int. Symp. Microarchit., 2012, pp. 119–130.
[9]
B. Grot, D. Hardy, P. Lotfi-Kamran, B. Falsafi, C. Nicopoulos, and Y. Sazeides, “Optimizing data-center TCO with scale-out processors,” IEEE Micro, vol. Volume 32, no. Issue 5, pp. 52–63, 2012.
[10]
S. Li, K. Lim, P. Faraboschi, J. Chang, P. Ranganathan, and N. P. Jouppi, “System-level integrated server architectures for scale-out datacenters,” in Proc. 44th Annu. IEEE/ACM Int. Symp. Microarchit., 2011, pp. 260–271.
[11]
B. Guenter, N. Jain, and C. Williams, “Managing cost, performance, and reliability tradeoffs for energy-aware server provisioning,” in Proc. IEEE INFOCOM, 2011, pp. 1332–1340.
[12]
M. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. New York, NY, USA: Springer, 2000.
[13]
A. Haggag, A. Barr, K. Walker, and L. Winemberg, “Realistic 55nm IC failure in time (fit) estimates from automotive field returns,” in Proc. IEEE Int. Rel. Phys. Symp., 2013, pp. 2E.4.1–2E.4.4.
[14]
J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Amsterdam, The Netherlands: Elsevier, 2012.
[15]
J. Sim, A. R. Alameldeen, Z. Chishti, C. Wilkerson, and H. Kim, “Transparent hardware management of stacked DRAM as part of memory,” in Proc. 47th Int. Symp. Microarchit, 2014, pp. 13–24.
[16]
D. Jevdjic, G. H. Loh, C. Kaynak, and B. Falsafi, “Unison cache: A scalable and effective die-stacked DRAM cache,” in Proc. 47th Int. Symp. Microarchit., 2014, pp. 25–37.
[17]
P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and B. Falsafi, “Scale-out processors,” in Proc. 39th Int. Symp. Comput. Archit., 2012, pp. 500–511.
[18]
D. Milojevic, S. Idgunji, D. Jevdjic, E. Ozer, P. Lotfi-Kamran, A. Panteli, A. Prodromou, C. Nicopoulos, D. Hardy, B. Falsari, and Y. Sazeides, “Thermal characterization of cloud workloads on a power-efficient server-on-chip,” in Proc. 30th Int. Conf. Comput. Design, 2012, pp. 175–182.
[19]
S. Li, J.-H. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi, “Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures,” in Proc. 42nd Int. Symp. Microarchit., 2009, pp. 469–480.
[20]
H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, “Orion: A power-performance simulator for inter-connection networks,” in Proc. 35th Int. Symp. Microarchit., 2002, pp. 294–305.
[21]
B. Limited, “Boston viridis - arm® microservers”.
[22]
M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, “Clearing the clouds: A study of emerging scale-out workloads on modern hardware,” in Proc. 17th Int. Conf. Archit. Support Programm. Lang. Oper. Syst., 2012, pp. 37–48.
[23]
T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe, “Simflex: Statistical sampling of computer architecture simulation,” IEEE Micro, vol. Volume 26, no. Issue 4, pp. 18–31, 2006.
[24]
Z. Hadjilambrou, M. Kleanthous, and Y. Sazeides, “Characterization and analysis of a web search benchmark,” in Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw., 2015, pp. 328–337.
Recommendations
An evaluation of the TRIPS computer system
ASPLOS 2009The TRIPS system employs a new instruction set architecture (ISA) called Explicit Data Graph Execution (EDGE) that renegotiates the boundary between hardware and software to expose and exploit concurrency. EDGE ISAs use a block-atomic execution model in ...
An evaluation of the TRIPS computer system
ASPLOS 2009The TRIPS system employs a new instruction set architecture (ISA) called Explicit Data Graph Execution (EDGE) that renegotiates the boundary between hardware and software to expose and exploit concurrency. EDGE ISAs use a block-atomic execution model in ...
An evaluation of the TRIPS computer system
ASPLOS XIV: Proceedings of the 14th international conference on Architectural support for programming languages and operating systemsThe TRIPS system employs a new instruction set architecture (ISA) called Explicit Data Graph Execution (EDGE) that renegotiates the boundary between hardware and software to expose and exploit concurrency. EDGE ISAs use a block-atomic execution model in ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2016.
Publisher
IEEE Computer Society
United States
Publication History
Published: 01 January 2016
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 21 Sep 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in