Testability-Driven Fault Sampling for Deterministic Test Coverage Estimation of Large Designs
Abstract
Recommendations
RT level testability-driven partitioning
VTS '95: Proceedings of the 13th IEEE VLSI Test SymposiumAbstract: This paper presents a method of partitioning RT level designs based on testability analysis results. The partitioning is carried out in two steps: (1) the data path of a design is partitioned at some hard-to-test points detected by the ...
Single-control testability of RTL data paths for BIST
ATS '00: Proceedings of the 9th Asian Test SymposiumThis paper presents a new BIST method for RTL data paths based on single-control testability a new concept of testability. The BIST method adopts hierarchical test. Test pattern generators are placed only on primary inputs and test patterns are ...
On the Generation of Compact Deterministic Test Sets for BIST Ready Designs
ATS '13: Proceedings of the 2013 22nd Asian Test SymposiumIn this work we consider ATPG methods tailored to BIST ready designs to improve compression of external tests for such designs. Proposed ATPG reduces external test set sizes and test data volumes by 24% in comparison to that obtained by a state of the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in