Article

Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage

Authors:

Lukas Sekanina,

Lukas Starecek,

Zbysek Gajda,

Zdenek KotasekAuthors Info & Claims

AHS '06: Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems

Pages 186 - 193

https://doi.org/10.1109/AHS.2006.35

Published: 15 June 2006 Publication History

Publisher Site

Abstract

Polymorphic electronics provides a new way for obtaining circuits that are able to perform two or more functions depending on the environment in which they operate. These functions can be activated under certain conditions by changing control parameters of the circuit (such as temperature, power supply voltage, light etc.). Existing polymorphic gates are difficult to use as building blocks in complex digital circuits. In this paper, some modifications of existing polymorphic gates are proposed in order to utilize them in non-trivial digital multifunctional circuits. The presented multifunctional circuits composed of these gates represent the most complex multifunctional circuits available nowadays. In particular, NAND/NOR and AND/OR polymorphic gates controlled by the power supply voltage are discussed and used in circuits such as the five-bit majority/ AND circuit and three-bit multiplier/six-bit sorting network circuit.

Cited By

View all

Wang TCui XYu DAramoon ODunlap TQu GCui XShin Y(2018)Polymorphic gate based IC watermarking techniquesProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201627(90-96)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201627
Ruzicka R(2018)On bifunctional polymorphic gates controlled by a special signalWSEAS Transactions on Circuits and Systems10.5555/1482024.14820257:3(96-101)Online publication date: 21-Dec-2018
https://dl.acm.org/doi/10.5555/1482024.1482025
Wang TCui XYu DAramoon ODunlap TQu GCui XChen DHomayoun HTaskin B(2018)A Novel Polymorphic Gate Based Circuit Fingerprinting TechniqueProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194572(141-146)Online publication date: 30-May-2018
https://dl.acm.org/doi/10.1145/3194554.3194572
Show More Cited By

Index Terms

Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Reconfigurable computing
      2. Self-organizing autonomic computing
2. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

Q-Modules: Internally Clocked Delay-Insensitive Modules

Q-modules are internally clocked modules that can be used to satisfy delay-insensitive specifications. A single delay element is required with a one-sided bound that its value be greater than the maximum delay of the combination logic. Prototypes of ...
Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia Technology

Good Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
Low-power carry-select adder using adaptive supply voltage based on input vector patterns
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

Demands for the low power VLSI have been pushing the aggressive design methodologies to reduce the power consumption drastically. To meet the growing demand, we propose Adaptive Supply Voltage Carry-Select Adder (CSA) based on the input vector patterns. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

AHS '06: Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems

June 2006

484 pages

ISBN:0769526144

Publisher

IEEE Computer Society

United States

Publication History

Published: 15 June 2006

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wang TCui XYu DAramoon ODunlap TQu GCui XShin Y(2018)Polymorphic gate based IC watermarking techniquesProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201627(90-96)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201627
Ruzicka R(2018)On bifunctional polymorphic gates controlled by a special signalWSEAS Transactions on Circuits and Systems10.5555/1482024.14820257:3(96-101)Online publication date: 21-Dec-2018
https://dl.acm.org/doi/10.5555/1482024.1482025
Wang TCui XYu DAramoon ODunlap TQu GCui XChen DHomayoun HTaskin B(2018)A Novel Polymorphic Gate Based Circuit Fingerprinting TechniqueProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194572(141-146)Online publication date: 30-May-2018
https://dl.acm.org/doi/10.1145/3194554.3194572
Li ZLuo WYue LWang X(2010)On the completeness of the polymorphic gate setACM Transactions on Design Automation of Electronic Systems10.1145/1835420.183542515:4(1-25)Online publication date: 7-Oct-2010
https://dl.acm.org/doi/10.1145/1835420.1835425
Tarau PLuderman BRamirez ABiliardi GGschwind M(2008)Exact combinational logic synthesis and non-standard circuit designProceedings of the 5th conference on Computing frontiers10.1145/1366230.1366263(179-188)Online publication date: 5-May-2008
https://dl.acm.org/doi/10.1145/1366230.1366263
Liang HLuo WWang X(2007)Designing polymorphic circuits with evolutionary algorithm based on weighted sum methodProceedings of the 7th international conference on Evolvable systems: from biology to hardware10.5555/1792161.1792199(331-342)Online publication date: 21-Sep-2007
https://dl.acm.org/doi/10.5555/1792161.1792199
Sekanina L(2007)Evolution of polymorphic self-checking circuitsProceedings of the 7th international conference on Evolvable systems: from biology to hardware10.5555/1792161.1792182(186-197)Online publication date: 21-Sep-2007
https://dl.acm.org/doi/10.5555/1792161.1792182
Ruzicka R(2007)New polymorphic NAND/XOR gateProceedings of the 7th Conference on 7th WSEAS International Conference on Applied Computer Science - Volume 710.5555/1348171.1348204(192-196)Online publication date: 21-Nov-2007
https://dl.acm.org/doi/10.5555/1348171.1348204

Abstract

Cited By

Index Terms

Recommendations

Q-Modules: Internally Clocked Delay-Insensitive Modules

Quaternary CMOS Combinational Logic Circuits

Low-power carry-select adder using adaptive supply voltage based on input vector patterns

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations