Quaternary CMOS Combinational Logic Circuits
Abstract
- Quaternary CMOS Combinational Logic Circuits
Recommendations
Delay Performance and Implementation of Quaternary Logic Circuits
ICCUBEA '15: Proceedings of the 2015 International Conference on Computing Communication Control and AutomationApplication of multiple-valued logic (MVL) in the design of digital devices opens additional opportunities. Multiple-valued logic also offers a possibility of increasing the functional complexity, implementing circuits that can perform comparable to the ...
Scalable Architectures for Design of Reversible Quaternary Multiplexer and Demultiplexer Circuits
ISMVL '09: Proceedings of the 2009 39th International Symposium on Multiple-Valued LogicQuaternary reversible logic is very suitable for encoded realization of binary reversible logic functions by grouping two bits together into quaternary digits. Quaternary multiplexer and demultiplexer circuits are very important building blocks of ...
A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry
Multiple-valued quantum logic circuits are a promising choice for future quantum computing technology since they have several advantages over binary quantum logic circuits. Adder/subtractor is the major component of the ALU of a computer and is also ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0