Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

The M5 Simulator: Modeling Networked Systems

Published: 01 July 2006 Publication History

Abstract

Developed specifically to enable research in TCP/IP networking, the M5 simulator provides features necessary for simulating networked hosts, including full-system capability, a detailed I/O subsystem, and the ability to simulate multiple networked systems deterministically. M5's usefulness as a general-purpose architecture simulator and its liberal open-source license have led to its adoption by several academic and commercial groups.

References

[1]
D. Burger, T.M. Austin, and S. Bennett, Evaluating Future Microprocessors: The SimpleScalar Tool Set, tech. report 1308, Computer Sciences Dept., Univ. of Wisconsin-Madison, 1996.
[2]
M. Rosenblum et al., "Complete Computer System Simulation: The SimOS Approach," IEEE Parallel & Distributed Tech., vol. 3, no. 4, Winter 1995, pp. 34–43.
[3]
Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005
[4]
N. Hardavellas et al., "SimFlex: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture," ACM Sigmetrics Performance Evaluation Rev., vol. 31, no. 4, Mar. 2004, pp. 31–35.
[5]
Computer, vol. 35, no. 2, Feb. 2002, pp. 50–58.
[6]
Computer, vol. 35, no. 2, Feb. 2002, pp. 68–76.
[7]
L.R. Hsu et al., "Sampling and Stability in TCP/IP Workloads," Proc. First Ann. Workshop Modeling, Benchmarking, and Simulation, 2005, pp. 68–77;
[8]
A.G. Saidi et al., "Performance Validation of Network-Intensive Workloads on a Full-System Simulator," Proc. Workshop Interaction between Operating System and Computer Architecture (IOSCA 05), 2005, pp. 33–38;

Cited By

View all
  • (2024)Efficient Deadlock Avoidance for 2-D Mesh NoCs That Use OQ or VOQ RoutersIEEE Transactions on Computers10.1109/TC.2024.336595473:5(1414-1426)Online publication date: 14-Feb-2024
  • (2023)Polling-Based Memory InterfaceACM Transactions on Design Automation of Electronic Systems10.1145/357291928:3(1-23)Online publication date: 10-May-2023
  • (2023)On the Measurement of Performance Metrics for Virtualization-Enhanced ArchitecturesProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577705(49-56)Online publication date: 27-Mar-2023
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Micro
IEEE Micro  Volume 26, Issue 4
July 2006
83 pages

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 July 2006

Author Tags

  1. M5
  2. TCP/IP
  3. network I/O
  4. networked systems

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 21 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Efficient Deadlock Avoidance for 2-D Mesh NoCs That Use OQ or VOQ RoutersIEEE Transactions on Computers10.1109/TC.2024.336595473:5(1414-1426)Online publication date: 14-Feb-2024
  • (2023)Polling-Based Memory InterfaceACM Transactions on Design Automation of Electronic Systems10.1145/357291928:3(1-23)Online publication date: 10-May-2023
  • (2023)On the Measurement of Performance Metrics for Virtualization-Enhanced ArchitecturesProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577705(49-56)Online publication date: 27-Mar-2023
  • (2022)A Segmented Adaptive Router for Near Energy-Proportional Networks-on-ChipACM Transactions on Embedded Computing Systems10.1145/352910621:4(1-27)Online publication date: 23-Aug-2022
  • (2022)Inter-Architecture Portability of Artificial Neural Networks and Side Channel AttacksProceedings of the Great Lakes Symposium on VLSI 202210.1145/3526241.3530356(117-121)Online publication date: 6-Jun-2022
  • (2022)MeNDAProceedings of the 49th Annual International Symposium on Computer Architecture10.1145/3470496.3527432(245-258)Online publication date: 18-Jun-2022
  • (2020)MEGACM Transactions on Reconfigurable Technology and Systems10.1145/340911413:4(1-24)Online publication date: 30-Sep-2020
  • (2020)FirePerfProceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3373376.3378455(715-731)Online publication date: 9-Mar-2020
  • (2020)Dependency-Driven Trace-Based Network-on-Chip Emulation on FPGAsProceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3373087.3375309(211-221)Online publication date: 23-Feb-2020
  • (2019)Comparative measurement of cache configurations' impacts on cache timing side-channel attacksProceedings of the 12th USENIX Conference on Cyber Security Experimentation and Test10.5555/3359012.3359023(11-11)Online publication date: 12-Aug-2019
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media