research-article

Leakage Current: Moore's Law Meets Static Power

Authors:

Vijaykrishnan NarayananAuthors Info & Claims

Computer, Volume 36, Issue 12

Pages 68 - 75

https://doi.org/10.1109/MC.2003.1250885

Published: 01 December 2003 Publication History

Publisher Site

Abstract

Off-state leakage is static power, current that leaks through transistors even when they are turned off. The other source of power dissipation in today's microprocessors, dynamic power, arises from the repeated capacitance charge and discharge on the output of the hundreds of millions of gates in today'schips.Until recently, only dynamic power has been a significant source of power consumption, and Moore's law helped control it. However, power consumption has now become a primary microprocessor design constraint one that researchers in both industry and academia will struggle to overcome in the next few years.

References

[1]

R. Wilson and D. Lammers, "Grove Calls Leakage Chip Designers' Top Problem," EE Times, 13 Dec. 2002; www.eetimes.com/story/OEG20021213S0040.]]

Google Scholar

[2]

Semiconductor Industry Assoc., International Technology Roadmap for Semiconductors, 2002 Update; http://public.itrs.net.]]

Google Scholar

[3]

T. Mudge, "Power: A First-Class Architectural Design Constraint," Computer, Apr. 2001, pp. 52-58.]]

Digital Library

Google Scholar

[4]

K. Nowka, et al., "A 0.9V to 1.95V Dynamic Voltage-Scalable and Frequency-Scalable 32b PowerPC Processor," Proc. Int'l Solid-State Circuits Conf. (ISSCC), IEEE Press, 2002, pp. 340-341.]]

Google Scholar

[5]

A. Chandrakasan W. Bowhill and F. Fox, Design of High-Performance Microprocessor Circuits, IEEE Press, 2001.]]

Digital Library

Google Scholar

[6]

N. Kim, et al., "Drowsy Instruction Caches: Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction," Proc. 35th Ann. Int'l Symp. Microarchitecture (MICRO-35), IEEE CS Press, 2002, pp. 219-230.]]

Digital Library

Google Scholar

[7]

S. Kaxiras Z. Hu and M. Martonosi, "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power," Proc. 28th Int'l Symp. Computer Architecture (ISCA 28), IEEE CS Press, 2001, pp. 240-251.]]

Digital Library

Google Scholar

[8]

M. Powell, et al., "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," Proc. Int'l Symp. Low-Power Electronics and Design (ISLPED 00), ACM Press, 2000, pp. 90-95.]]

Digital Library

Google Scholar

[9]

M. Powell, et al., "Reducing Leakage in a High-Performance Deep-Submicron Instruction Cache," IEEE Trans. VLSI, Feb. 2001, pp. 77-89.]]

Digital Library

Google Scholar

[10]

K. Flautner, et al., "Drowsy Caches: Simple Techniques for Reducing Leakage Power," Proc. 29th Ann. Int'l Symp. Computer Architecture (ISCA 29), IEEE CS Press, 2002, pp. 148-157.]]

Digital Library

Google Scholar

[11]

H. Kim and K. Roy, "Dynamic Vth SRAMs for Low Leakage," Proc. Int'l Symp. Low-Power Electronics and Design (ISLPED 02), ACM Press, 2002, pp. 251-254.]]

Digital Library

Google Scholar

[12]

N. Azizi A. Moshovos and F.N. Najm, "Low-Leakage Asymmetric-Cell SRAM," Proc. Int'l Symp. Low-Power Electronics and Design (ISLPED 02), ACM Press, 2002, pp. 48-51.]]

Digital Library

Google Scholar

[13]

W. Zhang, et al., "Compiler-Directed Instruction Cache Leakage Optimization," Proc. 35th Ann. Int'l Symp. Microarchitecture (MICRO-35), IEEE CS Press, 2002, pp. 208-218.]]

Digital Library

Google Scholar

[14]

J. Hu, et al., "Exploiting Program Hotspots and Code Sequentiality for Instruction Cache Leakage Management," Proc. Int'l Symp. Low-Power Electronics and Design (ISLPED 03), ACM Press, 2003, pp. 402-407.]]

Digital Library

Google Scholar

Cited By

View all

Min DByun ILee GKim J(2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-May-2024
https://dl.acm.org/doi/10.1145/3664925
Niu LRawat DZhu DMusselwhite JGu ZDeng Q(2024)Energy Management for Fault-tolerant (m,k)-constrained Real-time Systems That Use Standby-SparingACM Transactions on Embedded Computing Systems10.1145/364836523:3(1-36)Online publication date: 21-Feb-2024
https://dl.acm.org/doi/10.1145/3648365
Rezaei MAmirany AMoaiyeri MJafari K(2024)A High-Accuracy and Low-Power Emerging Technology-Based Associative MemoryIEEE Transactions on Nanotechnology10.1109/TNANO.2024.338036823(293-298)Online publication date: 21-Mar-2024
https://dl.acm.org/doi/10.1109/TNANO.2024.3380368
Show More Cited By

Index Terms

Leakage Current: Moore's Law Meets Static Power
1. General and reference
  1. Cross-computing tools and techniques
2. Hardware
  1. Hardware validation
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Leakage current starved domino logic
GLSVLSI '06: Proceedings of the 16th ACM Great Lakes symposium on VLSI

A new circuit technique based on a single PMOS sleep transistor and a dual threshold voltage CMOS technology is proposed in this paper for simultaneously reducing subthreshold and gate oxide leakage currents in idle domino logic circuits. In the sleep ...
Design of Low Leakage Current Average Power CMOS Current Comparator Using SVL Technique
ACCT '15: Proceedings of the 2015 Fifth International Conference on Advanced Computing & Communication Technologies

This paper presents a low voltage, low leakage complementary metal oxide semiconductor current comparator using self-controlled voltage level technique. The self-controlled voltage level technique presents the integrated realization of an alternative ...
Leakage current reduction using subthreshold source-coupled logic

The performance of subthreshold source-coupled logic (STSCL) circuits for ultra-low-power applications is explored. It is shown that the power consumption of STSCL circuits can be reduced well below the subthreshold leakage current of static CMOS ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Computer Volume 36, Issue 12

December 2003

136 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 2003

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

188
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Min DByun ILee GKim J(2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-May-2024
https://dl.acm.org/doi/10.1145/3664925
Niu LRawat DZhu DMusselwhite JGu ZDeng Q(2024)Energy Management for Fault-tolerant (m,k)-constrained Real-time Systems That Use Standby-SparingACM Transactions on Embedded Computing Systems10.1145/364836523:3(1-36)Online publication date: 21-Feb-2024
https://dl.acm.org/doi/10.1145/3648365
Rezaei MAmirany AMoaiyeri MJafari K(2024)A High-Accuracy and Low-Power Emerging Technology-Based Associative MemoryIEEE Transactions on Nanotechnology10.1109/TNANO.2024.338036823(293-298)Online publication date: 21-Mar-2024
https://dl.acm.org/doi/10.1109/TNANO.2024.3380368
Che NChen WZhao PYu FLi ZGao XLi YCui XCheng J(2024)OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.336031943:7(2023-2036)Online publication date: 31-Jan-2024
https://dl.acm.org/doi/10.1109/TCAD.2024.3360319
Oliveira GLima G(2023)Scheduling and energy savings for small scale embedded FreeRTOS-based real-time systemsDesign Automation for Embedded Systems10.1007/s10617-023-09267-727:1-2(3-29)Online publication date: 15-Mar-2023
https://dl.acm.org/doi/10.1007/s10617-023-09267-7
Yates DIslam M(2022)Data Mining on Smartphones: An Introduction and SurveyACM Computing Surveys10.1145/352975355:5(1-38)Online publication date: 3-Dec-2022
https://dl.acm.org/doi/10.1145/3529753
Kim HAmarnath ABagherzadeh JTalati NDreslinski R(2021)A Survey Describing Beyond Si Transistors and Exploring Their Implications for Future ProcessorsACM Journal on Emerging Technologies in Computing Systems10.1145/345314317:3(1-44)Online publication date: 30-Jun-2021
https://dl.acm.org/doi/10.1145/3453143
Lee GNa SByun IMin DKim JMartínez JDuato JJohn L(2021)CryoGuardProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00056(637-650)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00056
Abbas HHalak BZwolinski M(2021)Learning-based BTI stress estimation and mitigation in multi-core processor systemsMicroprocessors & Microsystems10.1016/j.micpro.2020.10371381:COnline publication date: 1-Mar-2021
https://dl.acm.org/doi/10.1016/j.micpro.2020.103713
Chowdhury PGuin USingh AAgrawal V(2021)Estimating Operational Age of an Integrated CircuitJournal of Electronic Testing: Theory and Applications10.1007/s10836-021-05927-337:1(25-40)Online publication date: 1-Feb-2021
https://dl.acm.org/doi/10.1007/s10836-021-05927-3
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations

Leakage current starved domino logic

Design of Low Leakage Current Average Power CMOS Current Comparator Using SVL Technique

Leakage current reduction using subthreshold source-coupled logic

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations