article

Exploration of energy efficient memory organisations for dynamic multimedia applications using system scenarios

Authors:

Iason Filippopoulos,

Francky Catthoor,

Per Gunnar KjeldsbergAuthors Info & Claims

Design Automation for Embedded Systems, Volume 17, Issue 3-4

Pages 669 - 692

https://doi.org/10.1007/s10617-014-9145-6

Published: 01 September 2013 Publication History

Abstract

We propose a memory-aware system scenario approach that exploits variations in memory needs during the lifetime of an application in order to optimize energy usage. Different system scenarios capture the application's different resource requirements that change dynamically at run-time. In addition to computational resources, the many possible memory platform configurations and data-to-memory assignments are important system scenario parameters. In this work we focus on clustering of different memory requirements into groups and presenting the system scenario generation in detail. The clustering is a non-trivial problem due to the many different memory requirements, which leads to a very large exploration space. An extended memory model is used as a practical enabler, in order to evaluate the methodology. The memory models include existing state-of-the-art memories, available from industry and academia, and we show how they are employed during the system design exploration phase. Both commercial SRAM and standard cell based memory models are explored in this study. The effectiveness of the proposed methodology is demonstrated and tested using a large set of multimedia benchmarks published in the Polybench, Mibench and Mediabench suites, representative for the domain of multimedia applications. Reduction in energy consumption in the memory subsystem ranges from 35 to 55 % for the chosen set of benchmarks.

References

[1]

Abraham SG, Mahlke SA (1999) Automatic and efficient evaluation of memory hierarchies for embedded systems. In: Proceedings of the microarchitecture, 1999. MICRO-32. 32nd annual international symposium on, IEEE, pp 114---125

Digital Library

[2]

Benini L et al (2000) Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation. IEEE Design Test Comput 17(2):74---85.

Digital Library

[3]

Benini L, Macii A, Poncino M (2000) A recursive algorithm for low-power memory partitioning. In: Proceedings of the 2000 international symposium on low power electronics and design, pp 78---83

Digital Library

[4]

Binkert N et al (2011) The gem5 simulator. SIGARCH Comput Archit News 39(2):1---7

Digital Library

[5]

Chen S, Postula A (2000) Synthesis of custom interleaved memory systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 8(1):74---83

Digital Library

[6]

Chen F, Sha EHM (1999) Loop scheduling and partitions for hiding memory latencies. In: Proceedings of the 12th international symposium on System synthesis. IEEE Computer Society, p 64

Digital Library

[7]

Cheung E et al (2009) Memory subsystem simulation in software tlm/t models. Proc Asia South Pac Design Autom Conf 2009:811---816.

Digital Library

[8]

Chung EY et al (2002) Contents provider-assisted dynamic voltage scaling for low energy multimedia applications. In: Proceedings of the 2002 international symposium on low power electronics and design, ISLPED '02, pp 42---47

Digital Library

[9]

Filippopoulos I et al (2012) Memory-aware system scenario approach energy impact. NORCHIP 2012:1---6.

[10]

Garcia P et al (2006) An overview of reconfigurable hardware in embedded systems. EURASIP J Embed Syst 2006(1):13---13

Digital Library

[11]

Gheorghita SV et al (2009) System-scenario-based design of dynamic embedded systems. ACM Trans Des Autom Electron Syst 14(1):3:1---3:45

Digital Library

[12]

Gonzalez R, Horowitz M (1996) Energy dissipation in general purpose microprocessors. IEEE J Solid-State Circuits 31(9):1277---1284.

[13]

Grun P, Dutt N, Nicolau A (2000) Mist: An algorithm for memory miss traffic management. In: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design. IEEE Press, New York, pp 431---438

Digital Library

[14]

Guthaus M, Ringenberg J, Ernst D, Austin T, Mudge T, Brown R, (2001) Mibench: a free, commercially representative embedded benchmark suite. In: Workload characterization, 2001. WWC-4. (2001) IEEE on international workshop, pp 3---14

Digital Library

[15]

Gutierrez JJ, et al. (2008). A case study for generating test cases from use cases. In: Research Challenges in Information Science, 2008. RCIS 2008. Second International Conference on (pp. 209---214). IEEE

[16]

Hammari E, Catthoor F, Kjeldsberg PG, Huisken J (2010) Application of medium-grain multiprocessor mapping methodology to epileptic seizure predictor. NORCHIP 2010:1---6.

[17]

Hammari E, Catthoor F, Kjeldsberg PG, Huisken J, Tsakalis K, Iasemidis L (2012) Realization of dynamical electronic systems. In: The international conference on engineering of reconfigurable systems and algorithms

[18]

Himpe S et al. (2002) MTG* and grey-box: modeling dynamic multimedia applications with concurrency and non-determinism. In: System specification and design languages: best of FDL02

[19]

Hulzink J et al (2011) An ultra low energy biomedical signal processing system operating at near-threshold. IEEE Trans Biomed Circuits Sys 5(6):546---554

[20]

Jacob BL, Chen PM, Silverman SR, Mudge TN (1996) An analytical model for designing memory hierarchies. IEEE Trans Comput 45(10):1180---1194

Digital Library

[21]

Jantsch A, Ellervee P, Hemani A, Öberg J, Tenhunen H (1994) Hardware/software partitioning and minimizing memory interface traffic. In: Proceedings of the conference on European design automation. IEEE Computer Society Press, pp 226---231

Digital Library

[22]

Kandemir M, Sezer U, Delaluz V (2001) Improving memory energy using access pattern classification. In: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, IEEE Press, pp 201---206

Digital Library

[23]

Kritikakou A et al (2014) A scalable and near-optimal representation for storage size management. In: ACM transaction architecture and code optimization. 11(1):1---25.

Digital Library

[24]

Kritikakou A et al (2013) Near-optimal & scalable intra-signal in-place for non-overlapping & irregular access scheme. In: ACM transaction on design automation of electronic systems (TODAES) ACM, New York, NY

Digital Library

[25]

Lee C et al (1997) Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In: Proceedings of the 30th annual ACM/IEEE international symposium on microarchitecture. IEEE Computer Society, pp 330---335

Digital Library

[26]

Li Y, Wolf WH (1999) Hardware/software co-synthesis with memory hierarchies. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 18(10):1405---1417

Digital Library

[27]

Ma Z et al (2007) Systematic methodology for real-time cost-effective mapping of dynamic concurrent task-based systems on heterogenous platforms, 1st edn. Springer, Berlin

Digital Library

[28]

Macii A, Benini L, Poncino M (2002) Memory design techniques for low-energy embedded systems. Kluwer Academic Publishers, Dordrecht

[29]

Marchal P, et al (2003) SDRAM energy-aware memory allocation for dynamic multi-media applications on multi-processor platforms. In: DATE, pp 516---521

Digital Library

[30]

Meinerzhagen P et al (2011) Benchmarking of standard-cell based memories in the sub-vt domain in 65-nm cmos technology. IEEE Trans Emerg Selected Topics Circuits Syst 1(2)

[31]

Meinerzhagen P, Roth C, Burg A (2010) Towards generic low-power area-efficient standard cell based memory architectures. In: IEEE international midwest symposium oncircuits and systems (MWSCAS), 2010 53rd. IEEE Press, New York, pp 129---132

[32]

Miniskar NR (2012) System scenario based resource management of processing elements on mpsoc. PhD thesis, Katholieke Universiteit Leuven

[33]

Oshima Y, Sheu BJ, Jen SH (1997) High-speed memory architectures for multimedia applications. Circuits and Devices Magazine, IEEE 13(1):8---13

[34]

Palkovic M et al (2006) Systematic preprocessing of data dependent constructs for embedded systems. J Low Power Electron (2)1

[35]

Palkovic M, Catthoor F, Corporaal H (2006) Dealing with variable trip count loops in system level exploration. In: Proceedings of the 4th workshop on optimizations for DSP and embedded systems. IEEE and ACM SIGMICRO, pp 21---30

[36]

Palkovic M, Corporaal H, Catthoor F (2007) Heuristics for scenario creation to enable general loop transformations. In: 2007 international symposium on system-on-chip, pp 1---4

[37]

Panda PR et al (2001) Data and memory optimization techniques for embedded systems. ACM Trans Des Autom Electron Syst 6(2):149---206

Digital Library

[38]

Passes N, Sha EM, Chao LF (1995) Multi-dimensional interleaving for time-and-memory design optimization. In: Proceedings of the Computer Design: VLSI in Computers and Processors, 1995. ICCD'95, 1995 IEEE International Conference on, IEEE, pp 440---445

Digital Library

[39]

Pouchet L (2012) Polybench: the polyhedral benchmark suite. http://www.cs.ucla.edu/~pouchet/software/polybench/

[40]

Ryser HJ (1963) Combinatorial mathematics. McGraw-Hill, New York

[41]

Schmit H, Thomas DE (1997) Synthesis of application-specific memory designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5(1):101---111

Digital Library

[42]

Simunic T et al (1999) Cycle-accurate simulation of energy consumption in embedded systems. In: Proceedings of the 36th design automation conference, 1999, pp 867---872

Digital Library

Cited By

Kjeldsberg PGocht AGerndt MRiha LSchuchart JMian U(2017)READEXProceedings of the Conference on Design, Automation & Test in Europe10.5555/3130379.3130404(109-114)Online publication date: 27-Mar-2017
https://dl.acm.org/doi/10.5555/3130379.3130404
Gerndt MKumar ASarkar SGerndt M(2016)The READEX Project for Dynamic Energy Efficiency TuningProceedings of the ACM Workshop on Software Engineering Methods for Parallel and High Performance Applications10.1145/2916026.2916033(11-12)Online publication date: 31-May-2016
https://dl.acm.org/doi/10.1145/2916026.2916033
Filippopoulos ISharma NCatthoor FKjeldsberg PPanda P(2016)Integrated Exploration Methodology for Data Interleaving and Data-to-Memory Mapping on SIMD ArchitecturesACM Transactions on Embedded Computing Systems10.1145/289475415:3(1-23)Online publication date: 23-May-2016
https://dl.acm.org/doi/10.1145/2894754
Show More Cited By

Recommendations

A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
A durable and energy efficient main memory using phase change memory technology

Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
NAND flash memory system based on the Harvard buffer architecture for multimedia applications

The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Design Automation for Embedded Systems

Design Automation for Embedded Systems Volume 17, Issue 3-4

September 2013

307 pages

ISSN:0929-5585

Issue’s Table of Contents

Copyright © Copyright © 2013 Springer Science+Business Media New York.

Publisher

Kluwer Academic Publishers

United States

Publication History

Published: 01 September 2013

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kjeldsberg PGocht AGerndt MRiha LSchuchart JMian U(2017)READEXProceedings of the Conference on Design, Automation & Test in Europe10.5555/3130379.3130404(109-114)Online publication date: 27-Mar-2017
https://dl.acm.org/doi/10.5555/3130379.3130404
Gerndt MKumar ASarkar SGerndt M(2016)The READEX Project for Dynamic Energy Efficiency TuningProceedings of the ACM Workshop on Software Engineering Methods for Parallel and High Performance Applications10.1145/2916026.2916033(11-12)Online publication date: 31-May-2016
https://dl.acm.org/doi/10.1145/2916026.2916033
Filippopoulos ISharma NCatthoor FKjeldsberg PPanda P(2016)Integrated Exploration Methodology for Data Interleaving and Data-to-Memory Mapping on SIMD ArchitecturesACM Transactions on Embedded Computing Systems10.1145/289475415:3(1-23)Online publication date: 23-May-2016
https://dl.acm.org/doi/10.1145/2894754
Kritikakou ACatthoor FKelefouras VGoutis C(2016)Array Size Computation under Uniform Overlapping and Irregular AccessesACM Transactions on Design Automation of Electronic Systems10.1145/281864321:2(1-35)Online publication date: 28-Jan-2016
https://dl.acm.org/doi/10.1145/2818643

View Options

View options

Figures

Tables

Media

View Issue’s Table of Contents