article

Instruction-level experimental evaluation of the multiflow TRACE 14/300 VLIW computer

Authors:

Michael A. Schuette,

John P. ShenAuthors Info & Claims

The Journal of Supercomputing, Volume 7, Issue 1-2

Pages 249 - 271

https://doi.org/10.1007/BF01205186

Published: 01 May 1993 Publication History

Abstract

No abstract available.

Cited By

View all

Janssen JCorporaal HMudge TEbcioğlu K(1995)Partitioned register file for TTAsProceedings of the 28th annual international symposium on Microarchitecture10.5555/225160.225207(303-312)Online publication date: 1-Dec-1995
https://dl.acm.org/doi/10.5555/225160.225207
Talcott ANemirovsky MWood RBic LEvripidou PBöhm WGaudiot J(1995)The influence of branch prediction table interference on branch prediction scheme performanceProceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques10.5555/224659.224696(89-98)Online publication date: 27-Jun-1995
https://dl.acm.org/doi/10.5555/224659.224696
Yamamoto WNemirovsky MBic LEvripidou PBöhm WGaudiot J(1995)Increasing superscalar performance through multistreamingProceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques10.5555/224659.224682(49-58)Online publication date: 27-Jun-1995
https://dl.acm.org/doi/10.5555/224659.224682

Recommendations

Optimum Instruction-level Parallelism (ILP) for Superscalar and VLIW Processors
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image The Journal of Supercomputing

The Journal of Supercomputing Volume 7, Issue 1-2

Special issue on instruction-level parallelism

May 1993

262 pages

ISSN:0920-8542

Editors:
Richard Draper
Supercomputing Research Center
,
John Riganati
Supercomputing Research Center

Issue’s Table of Contents

Publisher

Kluwer Academic Publishers

United States

Publication History

Published: 01 May 1993

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Janssen JCorporaal HMudge TEbcioğlu K(1995)Partitioned register file for TTAsProceedings of the 28th annual international symposium on Microarchitecture10.5555/225160.225207(303-312)Online publication date: 1-Dec-1995
https://dl.acm.org/doi/10.5555/225160.225207
Talcott ANemirovsky MWood RBic LEvripidou PBöhm WGaudiot J(1995)The influence of branch prediction table interference on branch prediction scheme performanceProceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques10.5555/224659.224696(89-98)Online publication date: 27-Jun-1995
https://dl.acm.org/doi/10.5555/224659.224696
Yamamoto WNemirovsky MBic LEvripidou PBöhm WGaudiot J(1995)Increasing superscalar performance through multistreamingProceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques10.5555/224659.224682(49-58)Online publication date: 27-Jun-1995
https://dl.acm.org/doi/10.5555/224659.224682

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Optimum Instruction-level Parallelism (ILP) for Superscalar and VLIW Processors

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Comments

Published In

Publisher

Publication History

Qualifiers

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

Abstract

Cited By

Index Terms

Recommendations

Optimum Instruction-level Parallelism (ILP) for Superscalar and VLIW Processors

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations