Article

Increasing superscalar performance through multistreaming

Authors:

Wayne Yamamoto,

Mario NemirovskyAuthors Info & Claims

PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques

Pages 49 - 58

Published: 27 June 1995 Publication History

Abstract

No abstract available.

References

[1]

{AGA90} A. Agarwal, B. Lim, D. Kranz, and J. Kubiatowicz, "APRIL: A Processor Architecture for Multiprocessing," Proceedings of the 17th Symposium on Computer Architecture, May 1990, pp. 104--114.]]

Digital Library

Google Scholar

[2]

{ALV90} R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith, "The Tera Computer System," Proceeding of Supercomputing '90, 1990, pp. 1--6.]]

Digital Library

Google Scholar

[3]

{BUT91} M. Butler, T-Y. Yeh, Y. Patt, M. Alsup, H. Scales, and M. Shebanow, "Single Instruction Stream Parallelism is greater than Two," Proceedings of the 18th Annual Symposium on Computer Architecture, May 1991, pp. 276--286.]]

Digital Library

Google Scholar

[4]

{CUL92} D. E. Culler, M. Gunter, J. C. Lee, "Analysis of Multithreaded Microprocessors under Multiprogramming," Technical Report. No. UCB/CSD 92/687, May 1992.]]

Digital Library

Google Scholar

[5]

{DAD91} G. E. Daddis and H. C. Torng, "The Concurrent Execution of Multiple Instruction Streams on Superscalar Processors," Proceedings of the 1991 International Conference on Parallel Processing, 1991, pp. 76--83.]]

Google Scholar

[6]

{FIN90} D. Finkel, R. E. Kinicki, A. John, B. Nichols, and S. Rao, "Developing Benchmarks to Measure the Performance of the Mach Operating System," Proceedings of the USENIX Mach Workshop, 1990, pp. 83--100.]]

Google Scholar

[7]

{FEL91} S. I. Feldman, D. M. Gay, M. W. Maimone, "A FORTRAN-to-C Converter," Computer Science Technical Report No. 149, AT&amp;T Bell Laboratories, Murray Hill, NJ, 1991.]]

Google Scholar

[8]

{IBM92} IBM AIX Version 3.2 for RISC System/6000 Assembler Language Reference, International Business Machines Corporation, Austin, TX, January 1992.]]

Google Scholar

[9]

{IBM94} PowerPC 604 RISC Microprocessor Technical Summary, International Business Machines Corporation, Austin, TX, 1994.]]

Google Scholar

[10]

{JOU89} N. P. Jouppi, "The Nonuniform Distribution of Instruction-Level Parallelism and Its Effect on Performance," IEEE Transactions on Computers. vol. 38, no. 12, December 1989, pp. 1645--1658.]]

Digital Library

Google Scholar

[11]

{KEC92} S. W. Keckler and W. J. Dally, "Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism," Proceedings of the 19th Annual Symposium on Computer Architecture, May 1992, pp. 202--213.]]

Digital Library

Google Scholar

[12]

{KRO81} D. Kroft, "Lockup-free Instruction Fetch/Prefetch Cache Organization," Proceedings of the 8th Annual Symposium on Computer Architecture, May 1981, pp. 81--87.]]

Digital Library

Google Scholar

[13]

{LAM92} M. S. Lam and R. P. Wilson, "Limits of Control Flow on Parallelism," Proceedings of the 19th Annual Symposium on Computer Architecture. May 1992, pp. 46--57.]]

Digital Library

Google Scholar

[14]

{LAU94} J. Laudon, A. Gupta, and M. Horowitz, "Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations," ASPLOS VI Proceedings, San Jose, CA, October 1994, pp. 308--318.]]

Digital Library

Google Scholar

[15]

{PAR91} W. W. Park, D. S. Fussell, and R. M. Jenevein, "Performance Advantages of Multithreaded Processors," Proceedings of the 1991 International Conference on Parallel Processing, 1991, pp. 97--101.]]

Google Scholar

[16]

{PRA91} R. G. Prasadh and C-I. Wu, "A Benchmark Evaluation of a Multi-Threaded RISC Processor Architecture," Proceedings of the 1991 International Conference on Parallel Processing, 1991, pp. 84--91.]]

Google Scholar

[17]

{RAU93} B. R. Rau and J. A. Fisher, "Instruction-Level Parallel Processing: History, Overview, and Perspective," The Journal of Supercomputing, vol. 7, no. 1/2, May 1993, pp. 9--50.]]

Digital Library

Google Scholar

[18]

{SCH93} M. A. Schuette and J. P. Shen, "Instruction-Level Experimental Evaluation of the Multiflow TRACE 14/300 VLIW Computer," The Journal of Supercomputing. vol. 7, no. 1/2, May 1993, pp. 249--271.]]

Digital Library

Google Scholar

[19]

{SMI81} B. J. Smith, "Architecture and Applications of the HEP multiprocessor Computer System," Proceedings of SPIE, Vol. 298, Real Time Signal Processing, 1981, pp. 241--248.]]

Google Scholar

[20]

{SPF92} SPEC CINT92 Release V1.1 Technical Manual, System Performance Evaluation Corporation, 1992.]]

Google Scholar

[21]

{SPI92} SPEC CFP92 Release V1.1 Technical Manual, System Performance Evaluation Corporation, 1992.]]

Google Scholar

[22]

{THE92} K. B. Theobald, G. R. Gao, and L. J. Hendren, "On the Limits of Program Parallelism and its Smoothability," Micro-25 Proceedings, 1992, pp. 10--19.]]

Digital Library

Google Scholar

[23]

{THE94} R. Thekkath and S. J. Eggers, "Impact of Sharing Based Thread Placement on Multithreaded Architectures," 21th Annual Symposium on Computer Architecture, Chicago, ILL, April 1994, pp. 176--186.]]

Digital Library

Google Scholar

[24]

{THO64} J. E. Thornton, "Parallel Operation in the Control Data 6600," Proceedings-Spring Joint Computer Conference, 1964.]]

Google Scholar

[25]

{WAL91} D. W. Wall, "Limits of Instruction Level Parallelism," ASPLOS-IV Proceedings, ACM 1991, pp. 176--187.]]

Digital Library

Google Scholar

[26]

{WEB89} W-D. Weber and A. Gupta, "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results," Proceedings of the 16th Annual International Symposium on Computer Architecture, June 1989, pp. 273--280.]]

Digital Library

Google Scholar

[27]

{WEI90} R. P. Weicker, "An Overview of Common Benchmarks," IEEE Computer, December 1990, pp. 65--75.]]

Digital Library

Google Scholar

[28]

{WEI94} S. Weiss and J. E. Smith, POWER and PowerPC, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1994.]]

Digital Library

Google Scholar

Cited By

View all

Ramirez TPajuelo ASantana OMutlu OValero MSalapura VGschwind MKnoop J(2010)Efficient runahead threadsProceedings of the 19th international conference on Parallel architectures and compilation techniques10.1145/1854273.1854328(443-452)Online publication date: 11-Sep-2010
https://dl.acm.org/doi/10.1145/1854273.1854328
Wang LPatel N(2008)Improving error tolerance for multithreaded register filesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.5555/1515827.151583416:8(1009-1020)Online publication date: 1-Aug-2008
https://dl.acm.org/doi/10.5555/1515827.1515834
Wang HKoren IKrishna CMoshovos ATarditi DOlukotun K(2008)An adaptive resource partitioning algorithm for SMT processorsProceedings of the 17th international conference on Parallel architectures and compilation techniques10.1145/1454115.1454148(230-239)Online publication date: 25-Oct-2008
https://dl.acm.org/doi/10.1145/1454115.1454148
Show More Cited By

Recommendations

Efficient superscalar performance through boosting

The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that speculative execution is required for high instruction per cycle (IPC) rates ...
Efficient superscalar performance through boosting
ASPLOS V: Proceedings of the fifth international conference on Architectural support for programming languages and operating systems

The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that speculative execution is required for high instruction per cycle (IPC) rates ...
Performance evaluation of branch prediction strategies in superscalar microprocessors

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques

June 1995

324 pages

ISBN:0897917456

Chairmen:
Lubomir Bic
Univ. of California, Irvine
,
Paraskevas Evripidou
Univ. of Cyprus
,
Wim Böhm
Colorado State Univ.
,
Jean-Luc Gaudiot
Univ. of Southern California

Publisher

IFIP Working Group on Algol

United Kingdom

Publication History

Published: 27 June 1995

Check for updates

Qualifiers

Article

Conference

PACT95

Sponsor:

SIGARCH

PACT95: International Conference on Parallel Architectures and Compilation Techniques

June 27 - 29, 1995

Limassol, Cyprus

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

37
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ramirez TPajuelo ASantana OMutlu OValero MSalapura VGschwind MKnoop J(2010)Efficient runahead threadsProceedings of the 19th international conference on Parallel architectures and compilation techniques10.1145/1854273.1854328(443-452)Online publication date: 11-Sep-2010
https://dl.acm.org/doi/10.1145/1854273.1854328
Wang LPatel N(2008)Improving error tolerance for multithreaded register filesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.5555/1515827.151583416:8(1009-1020)Online publication date: 1-Aug-2008
https://dl.acm.org/doi/10.5555/1515827.1515834
Wang HKoren IKrishna CMoshovos ATarditi DOlukotun K(2008)An adaptive resource partitioning algorithm for SMT processorsProceedings of the 17th international conference on Parallel architectures and compilation techniques10.1145/1454115.1454148(230-239)Online publication date: 25-Oct-2008
https://dl.acm.org/doi/10.1145/1454115.1454148
Ródenas DMartorell XAyguadé ELabarta JAlmási GCaşcaval CCastaños JMoreira J(2006)Exploiting multilevel parallelism using OpenMP on a massive multithreaded architectureJournal of Embedded Computing10.5555/1370998.13710072:2(141-155)Online publication date: 1-Apr-2006
https://dl.acm.org/doi/10.5555/1370998.1371007
Rodenas DMartorell XAyguade ELabarta JAlmasi GCascaval CCastanos JMoreira J(2005)Optimizing NANOS OpenMP for the IBM Cyclops Multithreaded ArchitectureProceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 0110.1109/IPDPS.2005.317Online publication date: 4-Apr-2005
https://dl.acm.org/doi/10.1109/IPDPS.2005.317
Liu CGaudiot J(2005)Static partitioning vs dynamic sharing of resources in simultaneous multithreading microarchitecturesProceedings of the 6th international conference on Advanced Parallel Processing Technologies10.1007/11573937_11(81-90)Online publication date: 27-Oct-2005
https://dl.acm.org/doi/10.1007/11573937_11
Cazorla FKnijnenburg PSakellariou RFernández ERamirez AValero MVassiliadis SGaudiot JPiuri V(2004)Predictable performance in SMT processorsProceedings of the 1st conference on Computing frontiers10.1145/977091.977152(433-443)Online publication date: 14-Apr-2004
https://dl.acm.org/doi/10.1145/977091.977152
Latorre FGonzález JGonzález AFeautrier PGoodman JSeznec A(2004)Back-end assignment schemes for clustered multithreaded processorsProceedings of the 18th annual international conference on Supercomputing10.1145/1006209.1006254(316-325)Online publication date: 26-Jun-2004
https://dl.acm.org/doi/10.1145/1006209.1006254
Tune EKumar RTullsen DCalder B(2004)Balanced MultithreadingProceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2004.8(183-194)Online publication date: 4-Dec-2004
https://dl.acm.org/doi/10.1109/MICRO.2004.8
Cazorla FRamirez AValero MFernandez E(2004)Dynamically Controlled Resource Allocation in SMT ProcessorsProceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2004.17(171-182)Online publication date: 4-Dec-2004
https://dl.acm.org/doi/10.1109/MICRO.2004.17
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Efficient superscalar performance through boosting

Efficient superscalar performance through boosting

Performance evaluation of branch prediction strategies in superscalar microprocessors